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Abstract
Hot Carrier Reliability of Lateral DMOS Transistors
in Power Process Applications
Vicky O’Donovan

The purpose of this study is to investigate and validate the mechanism of hot
carrier degradation of the LDMOS device. The LDMOS device is a new
technology to Analog Devices, and a relatively new topic to the semiconductor
industry, evident from the limited published research in the field. A
prerequisite for device release on a product in the market place, is
comprehensive hot carrier reliability testing, as hot carrier degradation has
evolved as one of the foremost concerns in submicron devices. Both the high
voltage and the structural difference of the LDMOS device, from standard
MOSFET device, pose a hot carrier investigation challenge. Establishing the
hot carrier mechanism involves gaining an understanding of the internal
electric fields, the current paths and the basic mechanics of the device. An
accelerating factor i.e. increased voltage or current or temperature is required
and must be seen to exist at both use and stress condition, and without causing
any new failure mechanisms to be introduced. Interpretation of the resultant
stress test device parametric degradation typically yields a device lifetime at
the stress conditions, and analysis and models are used to predict lifetime at the
use conditions. This is the approach of the investigative research undertaken in
this thesis. The outcome will present a hot carrier mechanism, an interpretation
of observed device degradation, and methods of device lifetime presentation,
for the LDMOS device. An on-line wafer level test providing early feedback
on maverick fabrication lots will also be proposed. While it is expected that the
objectives will be achieved, continued study into aspects of the results are a
natural outcome of most investigations.
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Chapter 1

1.0

Hot Carrier Reliability of Lateral
DMOS Transistors in Power Process
Applications

Introduction

The objective of this study is to investigate “Hot Carrier Effects” of a “Lateral
DMOS Device”, used in “Power Process Applications”. MOSFET Hot Carrier
(HC) Effects have been a topic of research for some time and in today’s
submicron processes are an important reliability concern. HC effects are
evaluated at device level during the process development stage, as the effects
include slow-down of circuit operation, while at product level, these effects are
difficult to detect [1, 2, 3]. Introduced here is a new device type, the LDMOS
(Lateral Diffused Metal Oxide Semiconductor), which is significantly different
in structure from the well documented MOSFET device. LDMOS are high
voltage devices used in power applications such as battery chargers and
switching supplies [4, 5, 6].

1.1

MOSFET Device Description

The concept of the MOSFET (Metal Oxide Semiconductor Field Effect
Transistor) has been in development since the early 1950’s [7]. The basic
structure of an n-channel MOSFET is shown in figure 1.

poly silicon gate
n-source^............... channel.............. ^

S1O2

/

n-drain

▼ y
p-t3rpe silicon substrate

Figure 1: Basic structure of an n-channel MOSFET

This consists of a p-type silicon substrate, with two diffused n-type junctions,
called the drain and source. On the surface of the silicon is an oxide insulating

layer capped with a polysilicon layer, known as the gate. An inversion layer or
channel, extends between the two diffusion regions. With a voltage applied to
the gate

(Vg),

and a voltage applied between the junctions

(Vd),

electrons flow

from source to drain.

1.2

Hot Carrier Definition

When voltage is applied to the MOSFET terminals, there is a resultant electric
field within the silicon, providing direction for the electron flow. Figure 2
shows the profile of the lateral electric field at the silicon surface. The electric
field is seen to peak at the substrate to drain junction [8, 9, 10].

Drain

Figure 2: Simulated lateral electric field of n-MOSFET

Depending on the bias conditions, the electric field is sufficient to provide
electrons with energies above the thermal energy of the lattice. This leads to
two possible scenarios. Firstly, collisions of high energy electrons within the
lattice, a phenomenon known as Impact Ionisation (II) leads to electron-hole
pair generation [11, 12]. The resultant holes are collected as substrate current
as shown in figure 3. Secondly, electrons of even greater energy are injected
into the gate oxide [13]. This causes physical damage at both the Si-Si02
interface, and within the Si02 itself

Hot carrier degradation is the result of this physical damage, and is observed at
transistor level, as a change in the electrical parametric performance of the
device. Threshold voltage (Vj), saturation current (Idsat), transconductance
(Gm),

and on-resistance

(Ron),

are the key parameters which demonstrate this

degradation [14],

Figure 3; Hot carrier injection mechanisms and substrate current generation in n-MOSFET

1.3

LDMOS Device Description

LDMOS transistors are Lateral Double-Diffused MOS transistors. The two key
specifications in LDMOS transistors are high breakdown voltage and low on
resistance(RoN)- In this work the 20V LDMOS device, shown in figure 4, is
considered. This is fabricated on a process termed BCDMOS, which is the 5V
0.6um BiCMOS process, with DMOS transistors rated to Vg=5V, Vd=20V.

There are several differences from the standard CMOS structure in figure 1.
Briefly (i) there is a 5kA LOCOS by the drain which is overlapped by the gate
poly; (ii) the channel length is short, 0.4um; (iii) the existing CMOS NWell

forms the extended drain region; (iv) the drain dopant concentration is less than
the channel dopant concentration and (v) post gate definition the body region is
formed using a two stage implant (double-diffusion). This design allows drain
to source breakdown voltage up to 20V or greater, while the gate control
voltage remains low, up to 5V. These attributes make the LDMOS transistor
ideally suited to power management applications.

1.4

Power Process Applications

Power management refers to the generation and control of regulated voltages
required to operate an electronic system. Integrated circuit components such as
switching regulators, linear regulators, voltage converters, and voltage
references are typical elements of power management. Systems require that
power supply design be integrated with the system design in order to maintain
high efficiency.

The challenges for the system designers incorporate a range of domestic and
industrial

applications

communication,

in

computing,

computer

peripherals,

wireless

portable equipment and automotive electronics. Power

management is an increasingly important design issue in all applications. The
classical approach whereby the 1 10-220Vac supply was converted to ± 12V and

±5V, by a single AD-DC converter was inefficient, as the output voltages were
always on. The replacement strategy uses a distributed power approach,
whereby each sub-system e.g. microprocessor, uses a localised voltage
regulator, which can be shutdown when not in use [15, 16, 17].

The solutions to these many applications, are answered, in part, by Power
MOSFET technology. Power integrated circuits combine analog and digital
components with high-current and high-voltage power LDMOS devices. The
LDMOS offers off-state voltage blocking capability of 20V, low on-resistance,
and low gate voltage ratings of <5V to cope with low supply voltages [18, 19,
20].

1.5

Significance of LDMOS Hot Carrier Effects

Devices exhibit parametric degradation due to hot carrier generation [21].
Interface traps and oxide charge affect the channel carrier mobility, and the
effective channel potential, and hence affect transistor performance [14].
Parameters such as threshold voltage, Vth, transconductance, Gm, and drive
current. Ids at, are monitored throughout hot carrier reliability testing to
identify change [22].

For an n-LDMOS, positive gate potential, Vq, of 5V is used to invert the
channel. If there exists a trapped negative charge in the gate oxide, the
effective gate potential is <5V. Consequently as figure 5 shows, Vth increases
post hot carrier stress, while the corresponding

Idsat

decreases.

Low device on-resistance, Ron, is a critical parameter for LDMOS, and any
decrease in Idsat results in an increase in Rqn, because Rqn^Vdd/Idsat- The
industry standard reliability requirement tolerates up to 10% change in a device
parameter during 10 years of use lifetime. In excess of 10% parametric
degradation is considered failure [22].

1.6

Project Description

Hot carrier generation in low voltage MOS transistors has been examined
widely, and is a well documented phenomenon. Much less is known of hot
carrier behavior in high voltage transistors, whieh is the subject of this
research. A hot carrier reliability test method for the LDMOS deviee will be
established by the combined results of (i) process and device simulation, (ii)
electrieal characterisation and (iii) experimental data. Ultimately the Safe
Operating Area (SOA), which is an industry standard for power devices, will
be derived for the LDMOS device. A method for both deviee level hot carrier
test and wafer level parametric test will be concluded, and used as the standard
reliability control for the BCDMOS process. This can only be achieved by
means of some key resources.

1.6.1

Resources

An integral tool in process and device development is simulation software. The
package used in this case is from Silvaco International. Athena is a 2-D process
simulation tool, which provides numerical, physically based simulation of the
process steps, e.g. ion implantation, diffusion, oxidation. It is used to simulate a

structure e.g. a transistor through the complete process flow. Information is
provided on junction depth, sheet resistance, electric field, and more. Atlas is a
3-D device simulation tool, which simulates device characteristics, providing
voltage-current sweeps which are calibrated to actual silicon [23]. Simulation
of the LDMOS device will provide data on the regions of II and high electric
fields within the device.

In all process development projects, there is a test chip specifically designed,
which includes reliability test structures. This test chip is processed in the 6”
Fab in Limerick, in 24 wafer batches. Individual test devices are assembled in
ceramic packages to aceommodate the electrical test equipment. Material from
many unique fab lots is available for experimental test to allow full visibility of
lot-to-lot and wafer-to-wafer variability [24, 25].

DC parametric measurement is the first stage of device characterisation, and is
calibrated with simulation data. Hewlett Packard instrumentation, HP4156, is a
widely used parametric analyser. It has precise noise-free measurement to Pico
amp resolution [26]. Parametric analysis is performed at package level and will
provide current-voltage characteristics to compliment the simulation data to
establish the LDMOS hot carrier mechanism.

Hot carrier testing is performed in reliability test equipment from Qualitau
[27]. Analog currently houses a low voltage (lOV) system which applies a
voltage stress, monitors parametric characteristics, and analyses results.
Development of a high voltage (40V) system is necessary for LDMOS
reliability test.

Research of material for literature review is readily available through internal
Analog Devices library, Tralee I.T. resource, and on-line electronic library
facilities.

1.7

LDMOS Device Characterisation

In low voltage MOS transistors, as shown in figure 3, monitoring the substrate
eurrent provides an indication of the worst case voltage bias conditions for hot
carrier generation. Elevated drain bias, Vd, in excess of maximum use voltage
increases the level of peak substrate current observed. In the case of the
LDMOS device in figure 4, there is a body and a substrate terminal. Due to the
device architecture, the n-well and buried layer prevent the substrate from
collecting the generated holes, so all hole current is collected at the p-body
contact. The devices are characterised on the HP4156.

Literature suggests the use of elevated gate bias, Vg, to accelerate the hot
carrier mechanism in high voltage devices [28]. The performance of the device
under these stress conditions i.e. Vd=20V, and Vg>5V is investigated. Figure 6
shows the measured gate current, Ig, and body current, Ib, with respect to Vd,
for use Vg=5V and stress Vg=9V. Ib at stress Vg and mid Vd has increased,
while at higher Vd, Ib has decreased. Ig is low at use Vg, but at stress Vg there
is a point at which Ig increases at a steady rate, and becomes independent of
Vd. Comparing Ig with the Ib the step increase at stress Vg coincide. The
device simulation explains this phenomenon.

Figure 6: 20V LDNMOS Vq-Ig and Vq-Ib characteristic for use Vg=5V and stress Vg=9V.

1.8

LDMOS Device Simulation

Device simulation is used to model the outcome of the fabrication process,
giving a predicted dopant profile & physical structure and it’s electrical
performance. Figure 7 displays simulated cross section of the device. The p-n
junctions are highlighted in black. There are two depletion regions, highlighted
in purple: one formed by the p-body and the other by the poly gate on the
extended drain depletion regions. These define a “funnel region” through
which current flows from the drain to source, as shown in red.

microns
Figure 7: 20V n-LDMOS simulated cross section, showing current flow lines in red.

Figure 8 shows the simulated Impact Ionisation (II) generation rate at use
conditions. There are 3 areas of high II to note: (i) in the phosphorus n-LDD
(Lightly Doped Drain); (ii) in the channel and (iii) in the funnel region. As
shown, the holes generated during II are collected in the p-body. The majority
of the electrons generated are swept to the drain with the drive current flow. A
portion of the generated electrons, with sufficiently high energy, and generated
in the correct location, can be swept by the high vertical electric field (Ey),
located in the channel of the device, and injected into the gate oxide.

Simulation with stress Vg, show the II in the LDD region increasing, while II
in the channel and funnel region decrease.

-3 n Body

Source

Gate

Drain;

Figure 8: 20V n-LDMOS simulated Impact ionisation (II) Generation Rate. There
are three regions; (i) in the Phosphorus LDD, (ii) in the chaimel region, and (iii) in
the funnel region.

Correlating simulation data with measured parametric data in figure 6, suggests
Ib

at use conditions is generated primarily by II in the channel and funnel

regions. At stress Vg, the n-LDD II dominates, and Ib shows an increase at mid
Vd. At stress Vg and high Vd the II in the funnel decreases due to relaxation of
the depletion regions, and Ib is lower at stress bias than at use bias. It is
deduced that Ig is related to II in the n-LDD region only, and is not affected by
II in either the channel or the funnel region.

LDMOS device simulation has characterised the key components of the hot
carrier mechanism, Ey and II. Parametric analysis highlighted both Ib and Ig
characteristics respond to accelerated Vg. Hence the simulation and parametric
analysis have confirmed the stress mechanism, increased Vg.
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1.9

Equipment

The Qualitau Modular Integrated Reliability Analyser (MIRA) performs the
hot carrier stress test. The maximum voltage rating for the existing test system
at that time was Vd=Vg=10V. Qualitau, with design inputs from Analog
Devices have developed a new system with Vd=Vg=40V rating specifically for
high voltage applications, and Analog Devices was the test site for it.

This is a batch system, each module containing 3 boards of 8 devices each.
The stress is applied as a DC bias at room temperature for 100 hours. Device
characteristics are monitored 3 times per decade, for any change in
parametrics. A fail criteria set is at 10% degradation in a specific parameter e.g.
Vj. The Lognormal Distribution of fail times is plotted and extrapolated time
to 0.1% failure is obtained for each stress level. Figure 9 shows an example of
one experiment, and how the data is used to predict use lifetime.

Vg(V)

6V

Figure 9: Experimentally derived lifetime versus stress Vq, also showing lOyrs target.

The data points show the lifetime in hours for 0.1% of the population to show a
10% degradation in Vj, and a line is fitted to the data. This states that for lOyrs
reliable operation, Vg must not exceed 6V. This is achievable, as the process
has a specified 5V maximum operating Vg.
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1.10

Building In Reliability - Customer Expectations

Customer expectations for reliability and time-to-market are increasing at an
alarming rate [29, 30], As a consequence of this, reliability testing is
proactively integrated into the process development stage. This is aimed at
considering the potential individual failure mechanisms (of which HC
degradation is one), and relates reliability aspects to the technology rather than
to individual product designs. The following diagram highlights the time
benefits alone of this strategy.

Feedback

At process development, reliability structures are incorporated in the test chip
so reliability analysis runs in parallel with process development. Process
development (simulation) to device level parametrics (silicon) turn-around time
is approximately 2 months. It is a further 4 months before long-term reliability
data is available. An oversight could result in over 6 months delay in a product
release. Thus the basic premise is to maximise control at the bottom, using the
higher levels as verification, not detection.

The BIR principle is employed here in the LDMOS reliability testing, through
hot carrier testing of the device during the process development stage.

12

1.11

Sequence of Events

To complete this study, there are a number of key steps, each of which builds
the hot carrier mechanism and the hot carrier test methodology. A review of the
published literature on “hot carriers” develops an understanding of both the
hot carrier generation mechanies and the resultant device degradation. Limited
literature specific to the LDMOS device provides ideas on stress methods and
general guidelines pertaining to test deviee structures. The learning gained
from the literature review is documented in Chapter 2.

Simulation of both the process and device is a relatively new topic to literature,
hence the analysis and interpretation of the results pose a challenge. The
parametric analysis, in conjunction with the simulation results, is a powerful
tool in establishing the hot carrier mechanism for the LDNMOS device. Both
the simulation software and the parametrie analyser are readily available, and
the findings of the LDMOS device characterisation is reported in Chapter 3.

The high voltage reliability test equipment is installed, and despite initial debug
issues, reliable repeatable results are extracted. Analysis of the data is two-fold.
Firstly the industry standard Safe-Operating-Area which guarantees 10 years
reliable operation is derived. Secondly, using a proposed hot carrier model,
specific to the LDMOS device, the actual device lifetime at maximum use
conditions is calculated. A wafer level reliability test for early detection of a
wafer fab hot carrier issue is also proposed. All experimental results are
discussed in Chapter 4.

The conclusions of this research, and the details of additional future work to
enhance the understanding of LDMOS hot carrier reliability gained in this
study, are summarised in Chapter 5.

13

Chapter 2
2.0

Hot Carrier Literature Review

Introduction

In determining the reliability of a MOS device, there are two inter-related key
factors: gate oxide quality and the susceptibility of the device to hot carrier
degradation. It is critical to have the ability to detect any weak devices that can
lead to field reliability failures or parametric instability.

Hot carrier conditions occur in most transistors when the lateral electric field in
the drain depletion region or the channel increases. As a result, the conducting
electrons or holes gain energy from the electric field at a faster rate then they
lose it back to the silicon lattice via phonon emission. These highly energetic
carriers are termed hot carriers, because they have a much greater distribution
of energies than the silicon temperatures would predict.

As these carriers take on more energy from the electric field, there are two
scenarios: (i) The carriers gain sufficient energy (~1.5eV) to impact ionise and
create electron-hole pairs, which results in a measurable substrate current; and
(ii) If the carriers gain further energy (~3-4eV), and through collisions obtain
the proper momentum, they can surmount the Si-Si02 energy barrier and be
injected into the overlying Si02.

Depending on the polarity of the carrier charge, and the direction of the electric
field in the oxide at the point of injection, the electron or hole is either drawn
towards the gate or driven back towards the channel, as shown in figure3,
chapterl. The trapped injected earners lead to transistor parametric shifts,
termed device degradation, and subsequently device malfunction. Hot carrier
degradation is a function of transistor geometry, bias voltages (which
determine electric fields) and oxide quality (which effects the trapping
characteristics).
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2.1

Electric Field

There are two dominant electric field regions in a MOSFET: (i) the lateral
electric field,

Ex,

at the silicon surface, which peaks in the vicinity of the

substrate-drain junction at the Si-Si02 interface; (ii) the field normal to the
channel,

Eqx,

which influences scattering at the Si-Si02 interface. Both are

illustrated in figure 1. As channel length and oxide thickness decrease, the
resultant silicon electric fields and oxide electric fields increase [31].

Figure 1: Lateral Field, Ex, and vertical field, Eqx, in n-channel MOSFET

2.1.1

Lateral Electric Field

In any junction between a p-type and an n-type semiconductor, the difference
in electron concentration between them causes electrons to flow from the ntype region into the p-type region. Similarly, holes flow from the p-type region
into the n-type region. As these mobile carriers move into the oppositely doped
material, they leave behind uncompensated dopant atoms near the junction, a
region also known as the depletion region, and an electric field is build up. The
electric field lines extend from the donor ions in the n-type side of the junction
to the acceptor ions on the p-type side. The presence of this field causes a
potential barrier between the two types of material. When equilibrium is
reached, electrons diffuse from the n-type into the p-type region, and equally
electrons drift from the p-type to the n-type under the influence of this
generated electric field.

The behaviour of the junction is now considered under normal biased
conditions for n-MOSFET, where the substrate-drain p-n junction is reverse
biased. Figure 2a, shows Ex where x=0 is the substrate-drain junction at the Si-
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Si02 interface, the point where the field is a maximum. Moving in the positive
direction into the n-drain, the field declines through the depletion region, and
ultimately reaches zero [8]. In the negative direction into the channel of the
device, the field also declines, but due to the proximity of the n-source and it’s
associated depletion region, it does not reach zero field.

Figure 2a; Lateral Field, Ex, in n-channel MOSFET (see Fig.l for orientation)

Drain

Figure 2b: Simulated lateral electric field of n-MOSFET

Figure 2b shows also that this lateral field varies along the direction of the
device depth, y. The decrease in the lateral field is from the surface into the
bulk. The field is not a maximum at the surface, but at a certain depth into the
bulk, dependent on bias conditions [10]. This electric field gives the electrons
velocity and an associated kinetic energy.

16

The kinetic energy of an electron in thermal equilibrium, is approximately
0.04eV at 300K [32]. The carriers gain kinetic energy from the applied electric
field, and generally lose this energy through interactions with the silicon
lattice, crystal defects and impurity atoms. At high lateral electric fields, the
energy of the carrier increases above the thermal energy of the lattice, and a
new scattering process (collisions with high energy or “optical phonons”)
becomes important. Each of the mechanisms enables transfer of energy from
the hot carrier to lattice, generating further hot carriers. A portion of the hot
electrons are scattered in a direction that allows them to reach the Si-Si02
interface [33].

The maximum lateral electric field is related to three parameters: (i) drain
doping profile; (ii) gate oxide thickness, tox; (iii) device junction depth, Xj
[34]. According to the El-Mansy/Ko Model, maximum lateral electric field can
be expressed as [9, 35]:
Emax

where

Vd

is the drain bias,

Vd-Vdsat// .............eqn.l
Vdsat

is the saturation voltage, and / is the

characteristic length. A semi-empirical model for /:
1 = 022 (tox)''^

............. eqn.2

This is a very basic model. The development of e.g. lightly-doped-drain (LDD)
devices, with reduced drain field, was complimented by the development of
enhanced analytical models for lateral electric field, and is discussed in detail
in section 2.6.

2.1.2

Vertical Electric Field

For the purpose of vertical field definition, the gate of the MOS device, will be
treated as a capacitor. The gate oxide insulator between the polysilicon and the
silicon ideally possesses zero charge. Electrons cannot pass freely in either
direction across the oxide. With no applied bias voltage, at thermal
equilibrium, there is a minimal voltage across the oxide. This is due to a
difference in the work function, or electron affinity, of the two conductive
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materials. The work function is variable with dopant concentration. Figure 3
shows a typical energy band diagram at thermal equilibrium for the gate of a
MOS device.

Figure 3: Band structure diagram of polysilicon gate.

There are two significant stages of this bandgap diagram relating to the
existence of a “hot electron”. Firstly, a high energy electron with an energy
level exceeding a threshold of ~1.6eV, which is greater than the Si bandgap,
excites a valence band electron across the bandgap, creating an electron-hole
pair. This pair can cause further impact ionisation leading to a quantitatively
small mechanism known as drain-avalanche-hot-carrier (DAHC) injection [36].
Secondly, electrons with a still higher energy can surmount the Si-Si02
conduction band offset of ~3.2eV, and are injected into the gate oxide. A
model, known as the “Lucky Electron Model”, developed by Hu in 1979 [13],
which evaluates the probability of an electron to be lucky enough to acquire
such energy, has widespread use today.

The electron injection into the oxide leads to a number of oxide degradation
mechanisms, covered in section 2.4. Of primary interest here is the modulation
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of the oxide field with applied gate and drain bias. The following equation
relates oxide electric field Eqx, gate bias Vq, and oxide thickness tox [37];
Eox = Vg (MV) / tox (cm)............eqn.3

For example, for 0.6um 5V CMOS process, with 150A gate oxide, the oxide
field is approximately 3.3MVcm''. As device geometries continue to decrease,
the gate oxide field is ever increasing.

For a constant gate bias, and a defined drain bias, the shape of the Si-Si02
barrier varies along the channel length. Figure 4 shows the oxide barrier shape
at three points along the MOS channel [38].
Vo

Figure 4: MOS device, with oxide bandgap diagrams illustrated (a) near the source, (b) near the
pinch-off point, and (c) near the drain.

The oxide electric field near the source strongly favours electron injection.
However, there are negligible numbers of hot electrons in this region.
Comparing (a) and (b) shows that the electric field at the pinch-off region too
favours electron injection, but to a lesser degree. This region has a significant
volume of hot electrons. The drain region actually has greatest density of hot
electrons, but from (c), the oxide electric field near the drain region opposes
electron injection. Only near the pinch-off point are hot electrons found in
conjunction with favourable oxide field for electron injection.
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2.2

Impact Ionisation

Consider the Silicon lattice with implanted impurity Phosphorus, whereby 4 of
the 5 valence electrons from the Phosphorus fill bonds with the adjacent
Silicon atoms. The 5^*^ electron is not covalently bonded, and free to contribute
to electrical conduction. Ideally this free carrier would not interchange energy
with a stationary perfect lattice.

At temperatures above OK, the atoms that form the lattice vibrate, and allow
the transfer of energy between lattice and carrier. These collisions are termed
“phonons”. In addition to lattice vibrations, dopant impurities also cause local
distortions in the lattice and “scatter” free carriers. Scattering is the term given
to the sudden movement of an electron from one state to another state [39].
Electron mobility, fi, is the measure of electron scattering. Scattering due to
lattice vibration increases with increasing temperature. Conversely, scattering
from ionised dopant impurities is less significant at high temperature.

If the electron gains sufficient energy from the field, upon collision with an
atom, it breaks the bond between atom core and one of the bound electrons.
This results in three carriers free to leave the region of the collision: (i) the
initial (primary) electron; (ii) the generated (secondary) hole; (iii) the generated
(secondary) electron. This process is indicated schematically in Figure 5.

(i|l Primary Ele ctron
♦ Secondary Electron

O
p-type
Bulk

Depletion
Region

Generated Hole

n-type
Drain

Figure 5: Schematic representation of Impact Ionisation (II). An incident electron
(wavy arrow) gains sufficient energy from the field to excite an electron out of a
lattice bond during a collision, creating an additional electron-hole pair.
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The generated seeondary earners (both eleetrons and holes) are initially of
relatively low energy, but some may gain signifieant energy in the vertieal
field. The path of primary and seeondary earners towards the Si-Si02 interfaee
are essentially the same, and all earners may be injeeted into the oxide.

The holes flowing towards the bulk ean also generate further hot earners [11,
12]. This produees a generation rate at a eonsiderable depth below the Si-Si02
interfaee. The generated (tertiary) eleetrons are aeeelerated towards the surfaee
by the vertieal field again. In this way they gain signifieant energy, and follow
paths eompletely different from those of the primary and seeondary earriers.
This phenomenon is strongly affeeted by the engineering of the vertieal doping
and field profiles.

2.3

Gate Oxide Integrity

In order to understand the impaet of hot eleetron injeetion into the gate oxide, it
is neeessary to understand the gate oxide strueture. The in-built eharge and
their origins are first explained. The impaet of eaeh type of injeeted earrier on
oxide integrity ean then be investigated. A means of measuring or monitoring
the effeets of the various oxide eharges is also important to understand. And
finally, the subsequent degradation of the MOSFET eharaeteristies as a result
of injeeted earriers is established.

2.3.1

Oxide and Interface Charge

It is useful to first eonsider separately four distinet types of eharge in the oxidesilieon region, as shown in Figure 6.
■

Interfaee Trapped Charge or Interfaee States, is loeated direetly at the
oxide-silieon interface. Electrons at the surface of the silicon bulk are
bonded only at one side, and result in extra energy states at the surface.
These allowed energy states differ from those in the bulk silicon. They have
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energy levels distributed throughout the forbidden silicon bandgap region.
They change occupancy with applied bias, and can therefore exchange
charge with the silicon substrate. In addition to these interface states
varying in energy, they also vary in the charge they carry at equilibrium. A
donor state is neutral when occupied by an electron, and is positive when
unoccupied. An acceptor state is negative when occupied by an electron
and is neutral when unoccupied.
Fixed Oxide Charge, is a randomly dispersed positive charge located within
a very thin layer of non-stoichiometric silicon oxide (SiOx). Although the
exact nature of the origins of this charge is unclear, it is thought to arise
from uncompleted silicon-silicon bonds. These charges are immobile under
applied bias, and do not exchange charge with the silicon substrate.
Oxide Trapped Charge, is both positive and negative, and is again, located
randomly in traps throughout the oxide layer. This charge is acceptable
where it does not impact threshold voltages.
Mobile ionic Charge, results from alkali-metal ions (mainly Sodium and
Potassium) that are readily absorbed in silicon dioxide. They have potential
to de-stabilise the characteristic parametrics of the MOS device, but in
today’s submicron fab processing, the introduction of ionics is minimal.
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2.3.2

Oxide Damage due to Charge Injection

The mechanisms of oxide damage due to charge injection was well
documented in the 1980’s by a number of key individuals, E.Takeda, C. Hu, P.
Heremans, R. Bellens, to name but a few [40]. Their work is referenced
throughout literature. They established a number of different mechanisms of
oxide damage due to both electron and hole injection, namely:
■

Trapping - The capture of charge in already present bulk traps

■

Trap Generation - The generation of new bulk traps

■

Interface Traps - The generation of Si-Si02 interface traps

It is necessary to understand the impact of each of these mechanisms in
isolation, with respect to the carrier type injected (electron or hole). It is also
necessary to understand the parameters which influence the mechanism e.g.
temperature, voltage and electric field. The net effect of the combined
mechanisms, and the as-fabricated inherent charge in the oxide (fig. 6),
determines the time-dependent failure rate of the MOSFET, through the
parametric degradation.

2.3.2.1

Electron Trapping

Electrons injected into the gate oxide have a small probability of approximately
10'^ [41], of becoming trapped in electron traps present in the oxide bulk. This
probability depends on the oxide electric field, Eqx, which poses an important
question: Is there a field threshold for the onset of electron trapping?

Figure 7 shows the trapped electron density with respect to injected electron
density, for a range of oxide electric field,

Eqx,

values [42]. It shows that for

Eox < 4.0MV/cm, the charge trapping has a saturating behaviour. For

Eqx ^

4.0MV/cm, charge trapping increases exponentially with increasing Eox i-C- the
trapping rate increases with Eox, and 4MV/cm could be described as the onset
of trap generation.
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♦ Eo){=0.4MV/cm

♦ Eox=0.8MV/cm

a

■ Eox=3.2MV/cm

□Eo){=4.0MV/cm

OEox=4.8MV/cm

O Eox=5.2MV/cm

AEo){=5.6MV/cm

□ Eox=6.0MV/cm

O.OE+00

5.0E+17

Eox=2.0MV/cm

1.0E+18

1.5E+18

Total Injected Charge [electrons/cm2]

Figure 7: Trapped electron density as a function of the total density of
injected electrons for oxide fields (Eqx) between 0.4 and 6.0MV/cm.

It is also noted that electron trapping is more efficient at low temperature. This
is due to additional trapping in energetically shallow traps, which cannot be
permanently filled at room temperature, due to a high thermal emission rate
[43].

2.3.2.2

Electron Trap Generation

An applied electric field alone will not break a lattice bond, as the magnitudes
involved are not sufficiently high [44]. The impact of energetic electrons on the
bulk oxide lattice, will break a weak bond, and generate a trap, as illustrated by
the following equations [45]:
X:H
X»

+ e** —>

+ e —>

X»

+

X:—

+ e* ....... the impact of an energetic electron, e**
........the capture of an electron, e

where: X» represents a dangling bond species e.g. =SiO« or =Si»
X:- is negatively charged species upon capture of another electron
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As shown in fig.7 trapped electron density is an increasing function of
increasing oxide electric field. To determine the oxide field dependence of the
electron trap generation rate, both the total number of traps generated in the
oxide and the number of traps that are actually filled with electrons, need to be
distinguished. The occupation of traps with electrons is a decreasing function
of the oxide electric field [46], and this can hide the dependencies of electron
trap generation.

In order to investigate the net effect of these factors, a specific “trap-filling”
test is necessary. This test is similar to figure 7, where a set volume of
electrons are injected at different oxide fields, to generate traps. The second
stage is the trap-filling stage. A small volume of electrons are injected at a low
field to fill the traps. It is then clear that more electron traps are generated at
higher oxide electric fields, figure 8, [46].
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Figure 8: Trapped electron density as a function of the oxide field, post
electron injection and trap-filling.

The generation rate of new oxide traps, by electron injection, is minimised at
low temperature [43] due to inhibited movement of hot electron generated
mobile species [47].
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2.3.2.3

Hole Trapping

Holes injected into the gate oxide have a high probability of approximately 10’
[41], of becoming trapped in hole traps present in the oxide bulk. Hole traps are
mainly located near the Si-Si02 interface [48]. In contrast to electron trapping
dependence on Eqx, the probability of hole trapping does not show a strong
Eox dependence [49]. In fact, there is a slight trend towards a decreased
trapping at higher fields, as shown in Figure 9.
■ Eo)(= 2.0 MV/cm

□ Eox=3.0MV/cm

A Eo){= 4.0MV/cm

A Eox=5.0MV/cm

Total Injected Charge [holes/cm2]

Figure 9: Effective trapped hole density as a function of the total density of
injected electrons for oxide fields (Eqx) between 2.0MV/cm and 5.0Vv/cm.

However, as the total injected charge increases by a further factor of 10, a
saturation trapped hole density level is reached, and is the same for all values
of Eox i-e. the trapping of holes becomes independent of oxide field during
injection. This is a consequence of both detrapping from shallow holes, and
low oxide field dependence of hole capture cross section [46, 49].

Hole trapping, like electron trapping, is enhanced at low temperature. This is
due to larger capture cross section at lower temperature [50].
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2.3.2.4

Hole Trap Generation

In contrast with electron trap generation, hole trap generation has been
investigated, but is not a reported phenomenon [43, 51]. The number of oxide
hole traps is a technology dependent constant, which is an important feature in
relation to device scaling.

2.3.2.5

Interface Trap Generation

Interface traps are believed to be generated by both electron and hole injection
and trapping, and the question as to whether these two events are independent
or linked is debated in many of the relevant papers. Some researchers claim
that holes are more damaging than electrons, and others claim the opposite.
While yet other individuals attribute degradation to both types of carriers.

Early investigations by C. Hu et al. attributed hot electron induced degradation
to interface traps generated solely by high energy (~3.7eV) electron injection
[21]. He proposed that the injected hot eleetron breaks a silicon-hydrogen
bond, and the resultant trivalent silicon atoms (i.e. interface traps) are
successfully created only when hydrogen diffuses away from the interface.

Around that same time, E. Takeda suggested that interface states are mainly
created by hot-hole injeetion, and hot-hole injection is shown to create more
surface states than hot-electron injection [52]. On the same principle, R. Fair
and R. Sun also concluded that hydrogen, introduced and trapped in the gate
oxide of MOSFET's during processing, is activated by hot holes. These hot
holes are generated by impact ionisation near the drain, which generate
acceptor-type interface states that produce a large positive threshold-voltage
shift. He also suggest that this effect increases with increasing oxide field [53].

S. K. Lai provided experimental evidenee of a meehanism requiring both the
injection of electrons and holes for the generation of interface traps [54]. He
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proposed the trapping of injected electrons on trapped holes. This two stage
process suggests that injected holes are trapped near the interface, and act as
efficient electron traps. When the electron recombines with the trapped hole, a
neutral and restructured hole trap is created. K. R. Hofmann also endorsed this
theory [55], and built a degradation model which describes the experimental
findings of Lai. Heyns also proposed a three-stage process, which is essentially
the same as the two-stage defined by Lai, with the generation of the injected
hole as a precursor step.

In conflict with Lai and Hofmann, N. S. Saks work on a two stage model,
stated that the majority of interface traps are not created by trapped interfacial
holes [56], but by hydrogen ions, which drift from within the bulk oxide to the
interface, where they react with Si-H bonds, to form H2 and interface traps.

Each of the above hypothesis, date from the early to mid 1980’s. Interface trap
generation mechanism continued to be a point of controversy in literature. In
the late 1980’s, research by a number of individuals, Schwerin, Heyns, Weber,
Heremans, Krishna, Maes, Keersmaecker, and more, investigated interface trap
generation by both hole and electron injection, and the role of Hydrogen
continues also to be investigated [57, 58, 59].

Interface Trap Generation by Hole Injection: The following table of data, [49]
shows that for a range of oxide field, the number of generated interface states is
approximately 5% the total number of trapped holes.

Eox
(MV/cm)
3.0
4.0
4.5
5.0
6.0

Trapped Hole Density
(/cm^)
2.46E+12
2.51E+12
2.77E+12
2.46E+12
2.46E+12

Generated Interface States, Djt
(cm'leV^)
L2E+I1
L4E+11
I.IE+Il
l.OE+Il
l.lE+11

Table 1: Trapped hole density and generated interface states as a function of oxide field.
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Note: Density of interface traps is measured by a technique known as “Charge
Pumping”, as outlined in section 2.3.3. Normalising the number of trapped
holes to the number of injected holes, in fig. 8, results in the approximation that
100 injected holes generates 1 trapped hole, and this has been shown to be
independent of oxide field. To conclude, the probability of interface trap
generation by hole injection is approximately 1/2000. An increase in the
generated interface trap density is observed, post hole injection by e.g. 7 days.
This is though to be related to the transformation of holes, trapped near the SiSi02 interface, to interface states [49].

Interface Trap Generation by Electron Injection: Interface trap generation by
electron injection is found to be exponentially dependent on the oxide field
[60], as shown in figure 10, [42].
♦ Eo){=0.4MV/cm

• Eo){=1.8MV/cm

a

Eox=2.8MV/cm

■ Eox=3.6MV/cm

O Eo>o=4.4MV/cm

OEo){=4.8MV/cm

O Eox=5.2MV/cnn

AEo)o=5.6MV/cm

□ Eox=6.0MV/cin

Total Injected Charge [electrons/cm2]

Figure 10: Generated density of interface states (Dj,) as a function of
total density of injected electrons for a range of oxide field values.
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For a range of oxide field, >4MV/cm, the ratio between generated interface
states and injected charge is approximately 1:10,000,000. Nomialising the
number of trapped electrons to the number of injected electrons, in fig. 7,
results in the approximation that 1,000,000 injected electrons generates 1
trapped electron. Hence, for a range of oxide fields, the number of generated
interface states is approximately 10% the total number of trapped electrons, i.e.
electrons are more efficient in generating interface states than are holes.

Interface Trap Generation by Hydrogen: As shown in 2.3.2.2, the hydrogen ion
is a by-product of hot electron injection. Hydrogen is introduced intentionally
to passivate process induced silicon dangling bonds, leading to optimised
device performance, but in terms of hot electron activity, this can have a
negative effect. The understanding of the role of hydrogen in interface trap
generation is a subject of debate by many, e.g. Cartier, Arnold, DiMaria,
Stathis, Nissan-Cohen, [57, 58, 59], and this is due to the range of effects seen,
which may be dependent on process specific technology and materials.
However, while hydrogen has been linked with trap generation, the magnitude
of it’s significance has not been concluded.

Interface Trap Spatial Distribution: Spatial profiling of interface traps is very
much dependent on key device parameters e.g. minimum gate geometry and
gate oxide thickness. For >lpm drawn channel width, and ~25nm gate oxide, it
is found that the injection of hot carriers and the resultant damage are strongly
localised at the point where carrier heating is maximum, and that lateral motion
of the carriers within the oxide is minimal [61]. For 0.5pm drawn channel
width, and ~7nm gate oxide, it is found that the peak value of Djt is located
approx 20nm from the peak of the electric field, as shown in figure 11, [62].
Both source/drain implant and gate polysilicon etch are thought to introduce
defect sites at the gate edge region. For the geometries discussed here, there are
no significant increases in interface trap density at the source/drain edges [63].

30

CD

2C/5

&
CD
O
CD

5
Crt

n

3

NJ

Figure 11: Extracted spatial density of interface states (Dj,), and simulated
lateral electric field (Ex), as a function of position along the channel.

2.3.2.6

Summary of Interface Trap Generation

The subject of interface trap generation is well documented, and provided
above is merely an overview of the key factors: (i) interface trap generation by
electron injection; (ii) interface trap generation by hole injection; (iii) the
spatial distribution of interface traps; and (iv) the role of hydrogen in interface
trap generation. For typically submicron devices, the influence of gate oxide
thickness, electric field and temperature is discussed. However, it is
appreciated that there will be variation in conclusions on different process
geometries and technologies.

Interface trap generation is central to the theory of hot carrier effects, and
understanding the complex relationships between Eqx and Djt enables
interpretation of device degradation. Available literature on interface trap
generation is endless, but is not key to the development of a hot carrier test
methodology for the LDMOS, which is the aim of this thesis.
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2.4

Substrate Current & Gate Current Characteristics

Electron and hole injection into the oxide gives rise to trapping and generation
of interface states. In 1985 K. Hofmann et al. developed a semi-quantitative
model for electron and hole emission into oxide, and their contribution to gate
current [64], as shown in Figure 12, on l-2jLtm geometry devices, and this
model continues to hold strong in submicron hot carrier analysis [65].
1.0E-03

1.0E04
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Figure 12: The solid black lines represent injected electron and hole currents, h and
Ih- The broken lines represent the electrons and holes, Ic.e and Ig.h reaching the gate
electrode. And the solid grey line represents generated substrate current, Ig. All data
is simulated and is a function of gate voltage, Vq. Vd= 9V.

It is noted that all currents are bell-shaped. This is a result of the equilibrium
between the carrier supply and the accelerating lateral electric field. To fully
understand this combines the electric field and oxide integrity discussed in
2.3.1 and 2.3.3 respectively, and also the schematics of oxide electric field. Ex,
at the drain edge, under different gate and drain bias conditions, which are
shown later in Figure 15 [66].
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le! With increasing Vg from OV, le increases, as the channel current is
increasing and Ex in the channel region is increasingly favourable to electron
injection. A maximum is reached where Vg=§V, and this is variable by bias
conditions (i.e. Vd), and by process technology. As Vg further increases, Ig
decreases because Ex decreases.
Gate current is the measure of carriers that traverse the oxide, and gate

Ig,

current resulting from electron injection is dependent on both the Eqx and ExIg =

............eqn.4 [67]
where:

$b(Eox)^Si-Si02 barrier energy;
X=electron mean-free path;
P(Eox)=probability of electrons reaching the gate;

For low gate voltage, Eqx in region A, Fig. 13(a), favours electron tunnelling
of the oxide. Electron injection is low, and Ex is not favourable, so Ig, e is
minimal. As Vg increases, Eqx begins to change direction. Fig. 13(b), and
electron injection occurs in proximity to Ex- Ig,

e

peaks where Vg=Vd and

subsequently decreases with decreasing Ig. At optimum conditions, Ig s4g, eIh: For low Vg hole injection is favourable as Eqx in region labelled ‘B’ in Fig
13(a), is strongly negative. With increasing Vg, both the change in Eqx and the
decrease in hole concentration at the interface, leads to hole injection decay.
Ig,

h'

Over the whole range of Vg, hole gate current, is approximately equal to

injected hole current, i.e. Ih »Ig, h suggesting that no holes are scattered back to
the interface.
lb! Holes are created in the channel through the impact ionisation process. The
vast majority of these are simply collected as substrate or bulk current, Ib. The
magnitude of Ib depends on both the volume of electrons in the channel region,
and the impact ionisation rate, which is increases with increasing Ex- Thus Ib
first increases with Vg as the number of available electrons increases impact
ionisation. At higher Vg due to decreasing Ex there is also a decrease in Ib.
Merely an observation at this point, is the similar characteristic of Ib and Ig.
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Figure 13: Schematic sketches of the oxide electric field, Eqx , near the drain
junction for different operating conditions: (a) VG<VDand (b) Vg>Vd, [66].

2.5

Measurement Techniques

Two key parameters i.e. interface traps and gate current are referred to
frequently in hot carrier analysis. There are very specific measurement
techniques for both of these. Device parametric changes reflect the physical
damage (interface states) caused by hot carrier injection and determination of
that physical damage had for many years been obtained using CapacitanceVoltage (C-V) measurements [68]. The Charge Pump Technique has
superseded this [69]. For accurate measurement of very small gate currents
(<pA), a split-gate and floating-gate technique was developed.

2.5.1

Charge Pump Technique

While the Charge Pump Technique was originally proposed as early as 1969,
developments of the method is ongoing [69, 70]. Briefly, the technique works
as follows: A reverse bias voltage is applied to the drain and source as shown
in Fig. 14. The gate of the NMOS device under test is biased with a DC offset
voltage

(Voffset)

plus a pulse train of a certain amplitude, and frequency, f,

provided by a pulse generator. This biasing causes the surface of the silicon to
alternately accumulate and invert. Electrons, which were trapped by interface
traps during inversion, recombine with holes, which are forced to the surface
during accumulation, [71]. The generated substrate current, referred to as the
charge pumping current Cp, is proportional to the interface state density, Djt.
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Figure 14: Basic experimental setup for charge pumping measurements.

Calculation of Djt from Cp is complex [69, 70], but is briefly summarised as:
Djt OC (AIcp/f)i//-e55e<y "

^unstressed

.eqn.5

qW(E2-E,)(xi-X2)
where;

f^frequency;
q=charge;
W=channel width;
x^^lateral channel position;
E^electron or hole emission energy;

Typically, Voffset is increased, starting from OV, and Cp is recorded as a
function of Voffset as shown in Fig. 15, for both a stressed and unstressed
device (stress conditions, e.g. stress at Vd=2Vg, will be explained at a later
point). The increase in the saturation level of Cp indicates an increase in Djt.
The transition edges at approx. -IV and -12V are the Vjh (threshold voltage)
and Vfb (flat-band voltage) respectively. Movement of the transition edges in
the positive direction is indicative of a negative oxide charge, while movement
of the transition edges in the more negative direction suggests a positive oxide
charge.
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Figure 15: Example of Charge Pumping Current, Icp, as a function of Vqffset [71].

This test method is usually employed to provide additional information to the
standard current-voltage characteristics, on degradation mechanisms.

2.5.2

Floating Gate Technique

Improved sensitivity to gate currents was gained by the development of
floating gate MOSFET’s. These proved to be a more powerful tool than charge
pumping technique, in characterising interface traps located in the gate-drain
overlap region [72]. However, the fact that this is a specific structure, and split
gate technology is not a typical CMOS process variation, is a key disadvantage
of the technique. Figure 16 shows a schematic of a floating gate MOSFET.

Oxide
n+ source

Poly-Si

=Control Gate

Poly-Si

=Floating Gate
n+ drain

P-Sub
Figure 16: Floating gate n-MOSFET schematic [38].

36

The basic principle of this test is the alteration of a pre-defmed known potential
on the floating gate, by injected carriers from the substrate. The floating gate is
positively charged at time zero. The control gate is employed to provide a field
on the silicon to polysilicon oxide [73]. Injected electrons reaching the floating
gate will degrade the known stored potential, which is monitored by MOSFET
drive current characteristics as follows:
lG,e==AlD*CG

.................................... eqng

At*Gm
Gm=transconductance; Cc^floating gate capacitance; At=stress time; AlD=drain current delta.

2.6

Device Stress Conditions

Hot carrier reliability of a MOSFET typically uses accelerated degradation
stress tests, and the device lifetime at operating conditions is extrapolated from
the results by means of a degradation model. Critical steps for the success of
this procedure are:
(a) choice of stress method and stress conditions for accelerated testing;
(b) choice of methods used to quantify the inflicted hot-carrier damage;
(c) extrapolation procedure to predict lifetimes at operating conditions;
It should be emphasised that lifetime predictions can only be trusted if a
reliable physical model provides the basis for the extrapolation procedure [57].

As outlined in section 2.4, interface trap generation occurs, to varying
magnitudes, at all bias conditions, either by hole and/or electron injection.
Three key bias regions are highlighted: (i) Low Vq: hole injection occurs; (ii)
High Vg: electron injection occurs; (ii) Intermediate Vq: both electrons and
holes are injected, and Ib is a maximum. The damage at the Si-Si02 interface in
each of these regions is summarised in the following table [14]:
Vg ~Vth
■ Interface trap
generation
■ Fixed positive
charge

Vg -Vd / 2
■ Interface trap
generation

Vg -Vd
■ Small interface
trap generation
■ Fixed negative
charge

Table 2: Damage generated by injected electrons/holes [14],
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There is substantial data published on investigations of these three regions, and
the impact of the generated damage on the device characteristics [40, 21, 74,
75, 76]. Two important conclusions are common to all:
1. The density of interface traps, Du, is a maximum in the region of
maximum lu;
2. An increase in Du correlates with changes in threshold voltage, Vth»
transconductance, Gm, and drain current. Id.
This is demonstrated in figure 17 which shows change in charge pumping
cun*ent, Alep (which is proportional to the interface state density, Dit) and
change in AVjh as a function of duration at maximum Ib bias condition.

>

<

3

S

Figure 17: Behaviour of Alep and AVth as a function of stress time at
maximum Ib, Vq =7.5V and Vq ==3.0V [40],

Hence, for a defined Vd there is a specific Vq at which Ib is a maximum, and
this is defined at worst case condition. Section 2.1.1 states that the maximum
lateral electric field, Em ax

oc

Vd and increased lateral electric field Ex leads to

increased volume of high energy carriers. This in turn leads to greater volume
of interface traps generated (fig. 10), for which Ib is an indicator. This is
demonstrated in figure 18 [77]. This is a typical plot of the peak of the
substrate current, for a given Vd with effective channel length, 4^,
parameter. Em ax

as a

1/ 4#- This leads to the final conclusion:

3. Increased Vd is the hot carrier stress method for acceleration.

38

1A/d [1A/1
Figure 18: Typical plot of the peak of substrate current for a given Vq,
versus 1/ Vq, for various device lengths [77].

2.7

Device Parametric Degradation

Device failure due to hot carrier degradation is gradual, rather than
catastrophic. So, to quantify hot carrier related parametric degradation the
change in a parameter with respect to it’s initial value is monitored. Four main
parameters are generally measured in assessing device degradation:
Linear drain current Inoin^: This is the drain current measured when the
transistor is biased in the linear region, i.e. Vd=0.1 V, Vg=Vdd-

Saturation drain current

This is the drain current measured when the

transistor is biased in the saturation region, i.e. Vd=Vg=VddMax Linear Transconductance Gmrmnvv This is maximum slope of the Id-Vg
curve in the linear region, i.e. Vd=0.1V.

Threshold Voltage Vth: This on-voltage of the transistor, defined either as
voltage at a constant current, e.g. lOpA, or as an extrapolated value from
the Id-Vg curve in the linear region, i.e. Vd=0.1V.
For the purpose of understanding the hot carrier performance of a process, all
these parameters are typically monitored, and a single worst case parameter is
then selected for analysis.
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Typical changes in cun'ent characteristics following a short stress at maximum
Ib,

are shown in figures 19 and 20, for n-MOSFET device [14],

0.0

1.0

2.0

3.0

VgM
Figure 19: Typical Id-Vg characteristic at time zero and post stress, for both

Vd=0.1V and Vd=^3.0V=Vdd, all forward biased [14].
Vth

degradation is clearly visible in figure 19, as both an increase in the

Vg

required to provide a defined Id and a decrease in the slope of the curve. This
positive shift in Vjh is associated with both the presence of a fixed negative
oxide charge and negative interface traps [78]. The occupancy of interface
traps is determined by the Fermi level in the silicon: they are empty when the
Fermi level is below the energy level of the trap, and filled when it is above the
trap levels, so that the traps are negatively charged i.e. acceptor type [75].
Electrons trapped in the bulk of the oxide also result in a negative charge [42].

Gm degradation is also determined from figure 19, as the rate of change of Id
with respect to Vq i.e. Gm = 5Id / 5Vg. Graphical representation of this is found
in Appendix Al. The Gm peak, known as Gm(max), decreases post a stress at
maximum Ib bias. This degradation is associated with mobility degradation,
due to Dit in the drain region [60, 64]. If a significant proportion of the carriers
in the channel are injected, and trapped or re-emitted (as outlined in 2.4), the
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mobility of carriers in the channel is effectively reduced. In submicron CMOS
technology, this is the most widely used parameter for degradation monitoring.

The drain current characteristics pre and post stress at maximum Ib conditions,
in the linear region ( =Vg<1 V), and saturation region ( ^g>1 V) also degrade as
shown in figure 20. First, comparing ‘before stress’ and ‘after stress, forward’,
the linear region current reduction is larger that in the saturation region. At low
Vd

this is change is due to the Vjh and mobility degradation already discussed.

In the saturation region at Vd

iD(sat) is essentially unchanged.

Comparing ‘before stress’ with ‘after stress, reverse’ (i.e. source and drain bias
are interchanged) a more severe degradation in iD(sat) becomes apparent. Djt is
located in proximity to the drain edge [62], and in forward bias with Vd=3V,
this damage is hidden by the extended drain depletion region. In reverse bias,
Dit is exposed to the active channel, and therefore has greater impact on the
channel resistance (i.e. increasing the channel resistance).

Figure 20: Typical Id-Vq characteristic at (a) time zero forward biased, (b) post
stress forward biased and (c) post stress reverse biased [14].

Note: the ‘before stress’ forward and reverse characteristics are symmetrical.
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2.8

Hot Carrier Stress Procedure

JEDEC (Joint Electron Device Engineering Council), is one of the governing
bodies of semiconductor engineering standardization, of which Analog Devices
is a member company. JEDEC was founded in the 1960’s, and the standards
they propose for device, circuit and package reliability test are well established
and are employed in most all of Analog Devices reliability engineering.

The hot carrier induced degradation of n-channel MOSFET test specification
provides a summary flowchart shown in figure 21 outlining the procedure [22].

Figure 21: JEDEC Standard 28A; Hot Carrier Stress Test Procedure [22],
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The test device is typically a single n-MOSFET of minimum channel length.
Recommended choice of device width is typically 10-20p.m. Narrow channel
devices experience edge effects that artificially enhance the degradation
mechanism [79]. There are also long channel hot carrier effects, whereby high
Vd results in excess potential drop in the saturation region of the device,
increasing Ex and accelerating the degradation [80].

The characterisation is standard I-V tests, as shown in figures 19 and 20. The
stress cycle is a set duration at i.e. Ib maximum Vg condition, at increased VdAs will be explained in the analysis section, t>T3ical degradation follows a
power-law with time, and the recommended stress intervals are 2-3 times per
decade i.e. 10, 30, 60, 100, 300, 600 and 1000 seconds. This loop is repeated,
and a maximum stress duration of e.g. lOOhrs is the pre-defmed end point.

The percent change in parametric values (with respect to the original post stress
value) are calculated and plotted versus stress time. The actual time for the
device under test to experience e.g. a 10% change in a parameter is extracted,
as shown in figure 22. This is known as the time to fail, i. Parametric analysis
empirically quantifies the inflicted hot-carrier damage, and yields a single
value for x uniquely associated with the stress conditions.

Figure 22: Example of Power-Law fit to hot carrier stress data [22].
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2.9

Analysis Models

Analysis models are the extrapolation procedures used to predict lifetimes at
operating conditions, based on data from the stress conditions. The conclusions
of a number of key aspects of hot carrier degradation are merged: the location
and magnitude of electric fields, the gate oxide integrity, the gate and substrate
current characteristics and the device parametric degradation. The first
accepted model was developed by C. Hu in 1979. This is based on the “Lucky
Electron Model”, and known as the “Berkeley Model”. It is based on three key
probabilities which describe the physical mechanism: (1) the probability of an
electron to gain sufficient kinetic energy from the channel field and be
redirected towards the Si-Si02 interface; (2) the probability of it not suffering
any inelastic collision during transport to the Si-Si02 interface;

(3) the

probability of it surmounting the potential barrier to reach the gate and not
encounter collision in the oxide [81].

There is extensive device physics supporting this theory, which is outlined in
appendix A2, and very briefly summarised as follows:

T (Id/^) = c ( Ib/i^ )
where:

.eqn.7

(/); is the critical energy needed to create impact ionisation;
01, is the critical energy needed to create an interface trap;
T is the lifetime of the device;
C is a process parameter;
W is the transistor width.

Using the procedure defined in 2.8 a sample of devices are stressed at three
different maximum Ib bias conditions, and the time to 10% degradation in Gm
(i.e. x) for each is extracted. A plot of log(T Id) versus log(lB/lD) yields a
straight line with slope -m as shown in figure 22, and m=3.2. There are three
significant results from this data. Firstly, from eqn.7, assuming 0j=1.3eV, (/)it is
calculated to be 4.2eV. This corresponds approximately to the 4eV potential
barrier for holes. For interface trap generation, carrier energies must be large
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enough so that both holes and electrons are injected into the oxide. The barrier
for holes, 4eV, is larger than that for electrons, 3.1eV - the larger barrier
determines the critical energy for the interface trap generation process [75].
Secondly, using the line, it is possible to project or extrapolate from the stress
conditions to used conditions, and determine the use lifetime of the device.
Finally, it is note worthy that eqn.7 is independent of Vg therefore assuming
equivalent oxide field at maximum Ib conditions for varying Vd.

It is important to note that this model dates almost 25 years ago, and was
established on 1 pm technology. Continued investigations and device scaling to
deep submicron dimensions, have unfolded non-idealities of this model. The
model is limited to stress conditions at maximum Ib bias, and based on Gm or
VjH degradation, and assumes that Du generation is the dominant degradation
mechanism. The model is shown to fail to predict lifetimes in the low Vq
region [82]. It is also reported on <0.25pm geometry, Ib/Id saturates due to non
local (i.e. non local to the drain region) carrier heating and small Ex width [83].
On 0.1pm geometry, new regions of II (Impact Ionisation) produce Ig which
can be modulated by Vb. This increased Ig in conflict with the lucky electron
model, does not cause a proportional increases in Ib [84]. Published issues with
the Berkeley Model are re-assuring, as the non-typical LDMOS device
structure is anticipated to pose objections too.
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2.10

Process Optimisation

During the 1980’s and early 1990’s, the focus of hot carrier literature was
mainly developments in the understanding of the mechanism and techniques
relating to it. In more recent years, studies have progressed to optimisation of
devices with respect to hot carrier degradation mechanisms. The constraints of
hot carrier reliability on device performance on continuously reducing
technology geometries, has been the motivation for the investigations. As
feature size scaled down, shallow junction depths and thinner oxide evolved,
which reduce the device length, and increases the maximum electric field. Ex.
So, reducing Ex, either by lower operating voltage or by drain engineering,
became the objective. Power supply voltage is a global market parameter
governed by many factors. Hence engineering of the drain of the MOSFET is
the key strategy. Each generation of technology e.g. 0.5pm/5V or 0.25 pm
/2.5V established a suitable drain structure which is found to depend on device
parameter and performance/reliability trade-off. Drain engineering provides
drain junctions with smoother doping profiles

and reduced doping

concentrations at the location of maximum Ex- The following is an outline of
some of the main techniques developed to date.

LDP, Lightly Doped Drain: The LDD is a lightly doped region in proximity to
the heavily doped source/drain region, aimed at grading the abrupt junction.
This structure is well documented [85], as a device with reduced Ex and used
typically in processes of minimum geometry 1.5-0.5pm, and 5.5-3.3V supply
voltage. Although it’s lower substrate current is favourable, there is also the
presence of additional lateral electric field peaks in both the drain and the
source LDD region, Ex.ldd [86, 87]. This is caused by large differences in
vertical potential band bending in the accumulation layer, beneath and outside
the gate region. This field region is more involved on the drain side, due to it’s
co-existence with the conventional field.
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The development of a “Spacer Sidewall” to enhance the LDD device, as shown
in figure 24a, resolved this issue. Both oxide and nitride spacer sidewall
process options are available. While the spacer relieves the electric field issue,
trapped electrons in the sidewall became a new concern [88], particularly so in
nitride sidewalls, due to the larger number of trap sites and lower energy
barrier than oxide sidewalls [89]. Interface states in the spacer region cause an
additional series resistance which leads to drain current degradation.

Again, market demands lead to ongoing optimisation of devices. One such
example is the proposed removal of the source side LDD, to reduce resistance
and increase the maximum current-drive capability [90]. This results in
reduced hot carrier lifetimes, and becomes a reliability/performance decision.

Another, is the introduction of a rapid thermal anneal (RTA) process step prior
to sidewall spacer formation [91]. This suppresses diffusion of the LDD,
resulting in a more graded LDD, reduced substrate current and therefore
improved hot carrier performance.

As mentioned at <0.5pm device scaling, the LDD architecture is approaching
it’s performance limits. One proposal to extend it’s lifetime is the use of a
silicided silicon (S'^D) sidewall structure [92]. The data is inconclusive:
performance was seen to improve on some of the key parameters e.g. Gm,
while performance dis-improved on others e.g. Vjh-

LATID, Large Tilt-Angle Implanted Drain: This is essentially another
optimisation of the LDD device. For the LATID device, the LDD regions are
implanted at a tilt angle of e.g. 45°, by means of rotating the wafer. This is also
known as ‘Drain Extension’, as shown in figure 24b. Both Ex and Djt profile
with respect to position in the channel becomes a double-hump characteristic,
indicating that interface states are generated away from the spacer region [93],
reducing hot carrier effects.
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GOLD, Gate-Drain Over-lapped Device: In <0.35|im/3.3V geometry devices, a
gate overlap technique is employed [94, 95].

FOND, Fully Overlapped Nitride-Etch Defined: This is an advancement of the
GOLD architecture, in <0.3pm geometry devices, whereby the LDD region is
completely overlapped by the gate as shown in figure 24c [96]. The
combination of both overlap and reduced LDD dopant concentrations improves
hot carrier lifetimes [97].

Pocket Halo Implant: As device scaling progresses to sub 0.25pm/2.0V, short
channel effects become apparent in threshold voltage roll-off characteristics.
For n-MOSFET, a p+ punch-through prevention implant is introduced adjacent
to the n+ source/drain in conjunction with the LDD implant. This is shown in
figure 24d and the device is known as a ‘halo’ or ‘pocket’ device [98]. This
pocket implant actually increases the substrate current. Hence careful process
optimisation is needed to maintain hot carrier reliability [99].
Oxide or
nitnde

Oxide or
nitride
spacer
gate

gate
n+ drain

n+ source

|j|l|j|ij

n+ source

n-LDD

; \
n+ drain

n-LATID
PSub

PSub

Figure 24 (a): LDD Device

Figure 24 (b): LATID

Overlapped

gate

Figure 24 (d): Halo Device
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2.11

p-MOSFET

Hot carrier degradation of n-MOSFET devices, is dependent on the applied
stress condition. Maximum degradation is seen at intermediate Vq, where both
electron and hole injection occurs. For p-MOSFET, devices, hot carrier
degradation is not as significant, hence the majority of literature is focused on
n-MOSFET analysis.

The substrate and gate current characteristics are interpreted in a similar
manner, using the charge pumping technique etc. Electron gate current is found
in the low-intermediate gate bias region, and a very small hole gate current
exists in the high gate region [40]. For interface trap formation, both hole and
electron injection are required. Hole injection energy barrier at the Si-Si02
interface is >4eV (compared with 3.1eV for electron injection) i.e. holes are
much ‘cooler’ in an electric field than electrons. Hence greater drain voltage is
required to provide an equivalent Ex for carrier injection. Hot carrier
degradation of p-MOSFET’s in technologies >0.5pm is not a reliability issue.
Only in deep submicron (<0.35pm) technology is pMOSFET hot carrier
degradation a concern [100]. This is due to generated interface states, by hot
hole injection [101]. The subject of this work is 0.6pm LDMOS, and the
LDNMOS is deemed worst case, and is therefore the subject of research.

2.12

Transistor Geometry Trends

Because power supply voltages scale at a slower rate than channel lengths in
the miniaturisation effort, the applied electric field increases. However, due to
the complex nature of the hot carrier mechanism, it was difficult to predict
whether the net effect of reduction in Vdd, thinner oxide thickness, shorter
effective length, to mention but a few scaling parameters, would lead to greater
or lesser hot-carrier-induced device degradation. Each of these reductions
brings numerous new challenges for the fabrication, the characterisation and
the reliability evaluation of thin oxides.
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Oxide Thickness: The terms ‘thin’ and ‘thick’ are used in literature in a rather
loose manner. As a figure of merit, thick oxides are classified as greater than
15nm, thin oxides are less than 5nm, and the intermediate range from 5nm to
15nm can be considered as a transition region.

Thick oxides, as demonstrated in many of the examples thus far, experience hot
carrier degradation at maximum substrate current bias conditions. The device
degradation manifests itself as a decrease in Gm and Vth, conclusively
attributed to interface state generation by both hole and electron injection.

Gate oxides within the transition region, show smaller hot carrier degradation
at the lower oxide thickness [102]. This is explained based on smaller mobility
degradation as well as greater volume of channel inversion charge.
Degradation in Gm and Vth decrease with decreasing gate oxide thickness, and
the charge pumping technique has confirmed interface state generation to be
the cause of Gm degradation.
For devices with thin gate oxides (<5nm), drain current increases as the gate
oxide thickness decreases. This is due to the increase of channel inversion
charges for the thinner oxide. The peak substrate current also behaves the same
way as the drain current [103]. This too is due to the increase of the channel
current and the channel electric field for the thinner oxide. The thinner oxide
device has longer lifetime for the same stress substrate current. There have
been several suggested reasons for hot carrier reliability dependence on oxide
thickness: (i) the amount of trapped charge is smaller in thinner oxide devices
[51]; (ii) there is a lower interface trap generation rate [51]; (iii) there is a
larger channel inversion charge [104]; or (iv) there is less mobility degradation
[105]. These strongest of these arguments correlates with the intermediate
oxide thickness theory, in that the channel inversion charge difference is the
likely mechanism, and not mobility degradation as is the case for thick oxides.
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Channel Length: It is reasonable to assume that hot-carrier effects, as well as
other mechanisms arising from shorter channel lengths, will be present in
future devices, thus necessitating a trade-off between reliability and
performance of MOS devices and circuits [106]. n-MOSFET degradation in Gm
for 0.1-0.3p,m devices, becomes significantly greater as the gate length is
reduced, due to an increase in interface state density [103]. The size of the
localised damage region due to hot-electron degradation compared with the
effective channel length, is more significant in shorter channel devices [78].

2.13

LDMOS

Today’s market trend requires the integration of complete systems, that in the
past were single functions, onto a single silicon chip. The advent of Power
MOSFET technology makes the single chip solution feasible at a competitive
price. The requirements for these Power MOSFET devices, are typically low
on-resistance

R(on),

and high breakdown voltage

BVdss-

There are many

multinational semiconductor suppliers competing for market share, each
proposing a solution of different rated devices, e.g. 12V, 20V, lOOV or 600V!
But at the core of all devices is LDMOS technology. LDMOS transistor is a
Lateral Double-Diffused Metal-Oxide-Semiconductor transistor, and a basic
standard schematic is shown in figure 25.
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Motorola have trademarked many LDMOS device structures and products,
namely WaveFET™, SMARTMOS™, HDTMOS™ and PowerLux™ that
depart from the typical cell approach [107]. They released 20V power
MOSFET of <0.1mQ/cm^ on-resistance and with Vqs of lOV in 2002. Lower
gate voltage ratings of 4.5V, 2.5V and lower are being specified to cope with
lower supply voltages in portable applications.

ST Microelectronics are another pioneer in LDMOS technology, and have a
portfolio of products [108]. It will be seen that much of the characterisation
literature has been published by ST .

Philips too have an active interest in LDMOS devices of a large voltage range
[109]. To enhance the device robustness, they employ Silicon-On-Insulator
(SOI) substrates [110]. SOI technology provides the main advantage over
standard Junction-Isolation (JI) technology, of avoiding unwanted substrate
currents and snapback or latch-up susceptibility.

Snapback is a similar mechanism to latch-up, whereby increased substrate
current turns on a lateral parasitic NPN (n-ldd, p-body, n-well), and destructs
device operation. This is a common problem for LDMOS with thin oxide [109,
111, 112], and possibly requiring drain optimisation or migration to SOI
substrate. Economically SOI mask count is significantly lower than in JItechnology and growth of epitaxial layers is eliminated. To achieve even
greater

breakdown

voltages,

polySilicon-Oxide-siliCon-Oxide-Silicon

structures were developed [113].

Texas Instruments and Mistubishi have a propriety 0.5pm and 0.7pm LDMOSBiCMOS process respectively [114, 115]. And finally Toshiba have developed
a range of high voltage DMOSFETs [116, 117].
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Evident from this comprehensive list of suppliers, is the volume of interest in
LDMOS technology over the past few years. However, the expertise gained
from the publications, on the subject of device reliability is minimal. The
process developments are the main focus of research. Many of the findings of
that work is incorporated into the LDMOS process and device at the centre of
this thesis.

For example, Toshiba established that LDMOS with increased BVdss and
reduced R(on), requires fabrication on a p-diffusion layer in n-epi with n+
buried layer in preference to p-type substrate [116]. Philips proposed a scheme
to integrate LDMOS into CMOS technology, without increasing the thermal
budget of the CMOS, by using a large tilt implant (LATID) for the P-body
diffusion and relatively thin gate oxide [118, 119]. This also enables the
LDMOS to be foimed with a very short channel length, requiring no additional
heat treatment and therefore no shift in the core device parameters.

Analog Devices proposed a two-stage implant to define the body region of the
LDMOS: Bodyl implant at 45 degrees and Body2 implant at 7 degrees. Bodyl
implant defines the channel region of the device beneath the poly gate edge
using a LATID implant. Body2 implant defines the vertical BVdss of the
device. The advantages of this methodology over a single LATID body implant
are that it allows Vjh and R(on) to be modified independently from the vertical
BVdss

of the device [105].

Aside from it’s processing complexities, the LDD is also key to the hot carrier
analysis performed, especially by Contiero and Manzini of ST [120], who have
performed most all of the documented characterisation of LDMOS devices.

ATLAS process simulator is used to study the device electric fields, the regions
of impact ionisation (II), and electron and hole current flow lines within the
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device with varying bias conditions. Combining this knowledge with
parametric analysis provides the following insight [121]:
■

Ex in the LDD regions in series with the device channel, is dependent on
Vg

and produces a double hump shaped Ibody shown in figure 26 for both

use Vg=5V and stress Vg=5V [28, 122].

Figure 26: Measured Ip versus Vq characteristics [121].

Idsat

degradation shown in figure 27 qualitatively reflects the Ig

characteristic shown in figures 28 [120]. Note: The stress condition in this
case is Vd<Vdd, Vg >Vg(max)- Very different stress conditions on a
similarly rated device are reported as Vd=Vdd and a defined Id, and
produce degradation [123].

Figure 27: Measured Ig versus Vq characteristics [121].
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Figure 28: Measured Idsat degradation versus stress Vq, with stress Vd=1 IV, [121].

For power devices, the Safe-Operating-Area (SOA) is the measure of device
reliability. From a hot carrier perspective, derivation of the SOA is typically
based on experimental data, but a parametric SOA is also available. For any
fixed value of Vos, defining the corresponding Vds value as that at which Ig
‘significant’, defines the parametric Hot-Carrier SOA, figure 29 [122, 124,
125].
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Figure 29: HC-SOA obtained through measurements of ‘significant’ Iq.

There are many proposed hot carrier degradation mechanism. One suggestion
is interface state generation resulting in negative charge build up on the field
oxide, deep within the drift region of the device [126]. Another is trapped
negative charge in proximity to the source junction [127]. There is little charge
pumping or interface characterisation data supporting these theories.
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Following this a list of the key process parameters which impact hot carrier
effects in LDMOS was compiled [128]:
■

LDD implant dose, junction depth and doping gradient [129]

■

Epitaxial layer doping

■

Gate oxide thickness and quality of spacer oxide

■

Channel length [129]

There is also significance attributed to the design of the LDMOS device used
for experimentation [130]. There are two recommendations. Firstly, to obtain
high drive currents and minimal R(on) LDMOS devices are often implemented
in transistor arrays. Transistor arrays are composed of unit cells consisting of a
single source and drain. Metal routing ties all sources (and drains) together
creating a parallel device structure, known as a ‘PCelF [123]. Discrete devices
are said to overestimate the hot carrier performance [126]. The transistor array
has high current capability with minimum power dissipation and more uniform
current flow device area, whereas only a % of the stress current flows through
the maximum Ex contour in the discrete device [1]. Secondly, specially
designed LDMOS devices with separate source and body contacts for
independent Is and Ibody characterisation is advised [123, 127].
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2.14

Circuit Level Impact

The gradual nature of hot carrier degradation makes it difficult to detect and
analyse failure in an integrated circuit environment. The two main issues are:
(i)

How does hot carrier device degradation manifest itself at circuit level?

(ii)

Are there any models which extrapolate this information?

Existing hot carrier reliability criteria is based on device-performance metrics
alone. This is sometimes viewed as excessive in guard-banding, sacrificing
device performance and adding unnecessary process complexity. Although
significant work has been carried out on hot carrier degradation modelling and
reliability circuit simulation tool development, e.g. BErkeley Reliability Tools,
BERT, work is ongoing to establish a consistent accepted method.

It is necessary to first determine both the magnitude and the distribution of hot
carrier induced oxide damage throughout the circuit, and secondly determine
how this created damage impacts the overall circuit performance [1]. It is
important that realistic assumptions are made. However a model cannot depend
too specifically on device/circuit data as DC to AC conversion then becomes
very timely, and must remain a process (not product) specific parameter.

Hu et al. developed generic hot carrier reliability design rules that translate
device degradation to CMOS circuit lifetime [2]. The design rules consist of a
speed degradation factor (extracted from device Idsat degradation) and a DC to
AC time conversion factor. They compare long-term ring-oscillator hot-carrier
degradation data and BERT simulation results. This work demonstrates that
simulation successfully predicts CMOS digital circuit speed degradation from
transistor DC stress data. Note: Ring oscillator based test circuits are
introduced to study high frequency AC stressing without the application of
external signals, which are prone to inductive noise and coupling [131]. The
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lifetime factor is a function of frequency, input rise and fall times, and output
loading conditions, and includes both PMOSFET and NMOSFET models.

n-MOSFET

p-MOSFET

= “/[l+(tR/tF)]

= '/[l+(tR/tF)]

Lifetime Factor
Speed Degradation Factor

Table 3: DC to AC Lifetime Factors [132], a='/2 for Idsat degradation;
f=frequency; tR=rise time; tF=fall time.

For example, if the operating frequency is lOOMHz and the input rise and fall
times are 0.35ns, the n-MOSFET lifetime factor is 120. The n-MOSFET speed
degradation factor with respect to saturation drain current change is

Va.

Hence

if a 10% change in Idsat of n-MOSFET is reached in 0.1 years under worstcase DC stress condition, the AC Lifetime is 12 years, and 2.5% slow down in
speed is predicted. With technology scaling the rise and fall time decreases, but
the frequency increases, so minimum change in lifetime and speed degradation
factors are expected.

High frequency AC stressing addresses circuit level lifetime predictions, for
digital circuit applications. For analog circuits, devices are typically biased
with DC voltages and operate in linear or saturation mode, and Gm and Vjh
degradation are key parameters. Models for HCI degradation of analog circuits
is limited to date. Mismatch between two transistors in a differential pair or
current mirror block, is a very sensitive function of design, ehannel length and
bias condition, and this sensitivity is reportedly enhanced by hot carrier
degradation [3, 133]. Circuit level hot carrier modelling is continuously
improving, to address issues such as these.
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2.15

Equipment

It is fortunate that my study work is based in Analog Devices, as state of the art
equipment is made available. To investigate the hot carrier effect in LDMOS
device, there are three anticipated stages to the investigation: (i) device
simulation; (ii) device parametric analysis; (iii) hot carrier testing, and each of
these stages requires specific tools and equipment.
Silvaco Simulation Softw'are [231: At the early stages of process development
when silicon is not yet available, device simulation is used to gain an
understanding of the device. This models the outcome of the fabrication
process, giving a predicted dopant profile, the physical structure and the
electrical performance of a device. The simulation software used at Analog
Devices is by Silvaco, and the two packages used are ATHENA and ATLAS.
ATHENA is the process simulation package used to simulate a structure
through the complete process flow. Details of the process temperature cycles,
durations, implant doses, etc. are required for the simulation models. An
example the output from this is shown in figure 30. This colour grading
represents the doping profile within the device [134].
ATLAS is the device simulation package used to simulate the current and
voltage characteristics [135]. Mobility and lifetime factors etc. are required for
the simulation models. Current-voltage sweeps, potential, electric field etc. are
extracted. An example of a simulated threshold voltage characteristic is shown
in figure 31. This shows the difference between the simulated and the actual
silicon I-V trace. Calibration of simulated versus measured data is very
important, and once a model is calibrated, it can be used to predict with
confidence the physical effects impacting a device. Simulation has become a
powerful tool in process development activity over the past decade, with
continuously improving capability, most especially in the area of hot carrier
degradation [136, 137, 138].
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Figure 30; Athena simulated doping profile for LDNMOS device.
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HP4156 Parametric Analyser [26]: The Hewlett Packard parametric analyser is
a widely used instrument for parametric analysis. It has the capability to
measure DC current through voltage biased devices and DC voltage across
current biased devices. It has four Source or Monitor Units (SMU) which are
defined as a constant/variable DC voltage/current source or voltage/current
monitor. The system has a ±40V maximum voltage rating, and current
resolution of IpA. Figure 30 shows the HP4156 unit. A wafer probe station is
typically attached to the system for measurements at wafer level. However, for
the purpose of testing devices in ceramic dual in line packages, a specific
socket box is connected to the system

The output voltage/current

characteristics are printed to the screen, or can be saved to disk as a table of
data for analysis in excel [139].

Figure 32: HP4156 Parametric Analyser.

Qualitau Hot Carrier Reliability Tester [27]: Qualitau are one of the market
leaders of reliability test equipment development. All of Analog Devices Hot
Carrier, Gate Oxide Integrity and Electromigration tests are performed in
Qualitau equipment, and a strong working relationship exists to the benefit of
both parties. For hot carrier test, the MIRA (Modular Integrated Reliability
Analyser) system is used. This system facilitates the set-up, control, stress and
measurement of the devices in ceramic package form. The data acquired is
analysed, graphed and displayed on a workstation. A schematic of this system
is shown in figure 33.
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The MIRA mainframe controls the stress levels and records the data from the
experiments. The workstation controls the experiment set-up, analyses the data
and provides graphical output.

Figure 33: Qualitau Modular Integrator Reliability Analyser.

The standard MIRA system has a ±10V maximum voltage rating, and current
resolution of IpA. The LDMOS devices are ±20V maximum rating. The
question of capability to test high voltage devices was raised with Qualitau,
and a system was developed to satisfy the criteria. Analog Devices was the
designated alpha-test-site for the system. It was designed with a ±40V
maximum voltage rating, and current resolution of 2pA. The system was
commissioned in Y2K.

Many months of debug and correlation work followed, as the high voltage
option added complications. For example, on the standard system, a device
with maximum Vd=Vg=±5V is insensitive to the Vd and Vq ramp rate or to the
sequence in which bias is applied. But on the high voltage system a device with
maximum Vd=±20V and Vg=±5V is very sensitive to both the ramp rates and
the sequence, and the programming of this was critical for data integrity.
Qualitau have since made this a market product [140].

62

2.16

Summary

The objective of the literature review is to gain an understanding of the
mechanisms of hot carrier degradation in MOSFET technology. The
knowledge gained from published work by equivalent competitors, on both
conventional MOSFET devices and LDMOS devices, is beneficial in my
investigations of the LDMOS hot carrier effects.

Three key components are required for the generation of electrons and holes
injected into the Si-Si02 interface. Firstly, lateral electric field. Ex, is seen to
be a maximum at the drain for the conventional MOSFET, and is located
within the LDD region for the LDMOS device. The second factor is the
vertical electric field, Eqx, which is most influential in the pinch-off region of a
MOSFET, and which has not been established on the LDMOS device. And
finally, impact ionisation, II, is a maximum at the pinch-off region of a
MOSFET, while is reportedly in the funnel or drift region deep within the
LDMOS device. II provides free electrons and holes and the Ex accentuates
their energy levels, while Eqx provides direction for injection. Process and
device simulation of the LDMOS device will be performed using Silvaco
Athena and Atlas package respectively.

The role and the significance of injected hot electrons and hot holes in the
charge trapping and interface trap generation process is widely discussed and
debated. For MOSFET degradation it is concluded that both electron and hole
injection are required for interface trap generation, and that the density of
interface traps, Djt, is a maximum at the drain edge in proximity to maximum
Ex- Electron and hole gate currents, Ig, reflect this mechanism. Charge
pumping technique and floating gate transistor technology are used to verify
the theory. Substrate current, Ib, provides an indicator of the overall level of II
in MOSFET device, and this is measured by a HP4156 parametric analyser.
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For the LDMOS device, literature provides little insight into the significance of
electron and hole injection, aside from concluding that body current, Ibody, is
an equivalent indicator of the overall level of IL

The behaviour of the MOSFET under accelerated conditions is a much
documented topic. The established stress condition is at maximum substrate
current for increased drain bias Vd i.e. Vd>Vdd and Vg=Vd/2. A model known
as the Berkeley Model derived by Hu translates stress data to useful lifetimes.
In the case of LDMOS device, increased Vg>Vg(max) is a proposed stress
condition, and there is no related model to support lifetime predictions. Hot
carrier testing of the LDMOS device will be performed on a specially
commissioned high voltage Qualitau system.

Hot carried degradation is typically derived for single transistors operating
under static conditions. The behaviour of transistors subjected to alternating
stress conditions is modelled, again by Hu, and provides a generic fudge factor
for DC-to-AC lifetime conversion.

Improved MOSFET hot carrier performance is observed by drain engineering.
There are many documented techniques available, the most significant being
LDD optimisation. This technique may also be of some benefit to the LDMOS
device presented here.

The p-MOSFET also experiences hot carrier effects, but this is a much less
documented phenomenon. Equivalent mechanisms apply, with the reversal of
roles of electrons and holes. However, with increased Si-Si02 barrier for hole
injection, the probability of occurrence is less. Hence, n-MOSFET hot carrier
degradation is of greater significance and is the subject of this work.
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Hot carrier reliability is one of the foremost problems in submicron technology.
Knowledge and understanding of the phenomenon, to which this literature
review has contributed, is a prerequisite for understanding the LDMOS device.
Chapter 3 will discuss the device characterisation using the Silvaco software.
The data generated from this characterisation will then be verified in chapter 4
using processed devices and the HP4156 and Qualitau equipment discussed.
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Chapter 3
3.0

LDMOS Device Characterisation

Introduction

Characterisation of the LDMOS device includes both simulation of the device
in advance of availability of first silicon, and measurement of current and
voltage characteristics on completed silicon. The investigations are based on
learning gained from the literature review, and also intuitive evaluation. The
selected device for this work is the 20V LDNMOS device i.e. rated Vg=5V and
Vd=20V. This is the device of maximum voltage, and LDPMOS device is less

prone to hot earner effects (section 2.11).

3.1

LDNMOS Device Description

The 20V LDNMOS is fabricated on the 0.6um BCDMOS (Bipolar-CMOSDMOS) process, and the basic structure shown in figure 1. The features to note
with reference to characterisation are: (i) the short channel length of 0.4um
defined by the p-body implant; (ii) the formation of the extended drain region
by the n-Well; (iii) the n-LDD implant dose is Phosphorus 3E13; (iv) the
separate body and source terminals for individual current measurements.

66

3.2

Device Simulation

In advance of silicon, device simulation is an important tool in determining the
predicted doping profiles and device characteristics, albeit un-calibrated
initially. All the critical temperature cycles and doses are incorporated in the
models. The duration of a simulation ranges from single-digit hours to single
digit days, depending on the complexity and accuracy required. The simulated
device structure is shown in figure 30 of chapter 2. The key extracted data is
analysed and summarised here.

3.2.1

Simulated Current Flow Lines

Figure 2 displays the simulated cross section of the device at nominal bias
conditions Vg=5V and Vd=20V. The drain, gate, source and body terminals are
shown. Junctions are highlighted in black, clearly showing (i) the n-source and
n-LDD junction with the p-body; (ii) the p-body junction with the n-well.

Figure 2; Simulated current flow lines (red) in LDNMOS device.
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There are two depletion regions, highlighted in purple. One is formed by the pbody (note: the drain dopant concentration is less than the channel dopant
concentration) and the other by the poly gate on the extended drain depletion
region. The depletion regions define a funnel region through which current
flows from the drain to source, as shown in red. The current flow lines in the
channel are at the silicon surface, and are very sensitive to gate oxide integrity
in that region.

3.2.2

Simulated Vertical Electric Field

Section 2.1.2 outlines the vertical electric field, Eox (i e. the field pointing from
substrate to gate) dependence on location along the n-MOSFET channel. Eox
in the drift region is established as most favourable to hot carrier injection, and
Eox Qc Vo. Figure 3 shows LDNMOS simulated Eox, at Vg=5V and Vd=20V.

The red zone in the channel of the device represents the of maximum Eox This
device has a short channel of 0.4pm, and the region of maximum Eox is small
by comparison with conventional MOSFET. Isolation Eox in LDMOS
technology has not previously been reported.
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Figure 3: Simulated vertical electric field, Eox, in LDNMOS device.
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ST recommended stress condition of increased Vg>5V is used to investigate
the Vg dependence of Eqx [97, 100, 101]. Using simulation to investigate this
proposal, shows that, the location of Eqx remains constant but increases in
magnitude with increasing Vg as shown in figure 4. This confirms that stress
Vg will accelerate the Eqx component of the LDNMOS hot carrier mechanism.

Figure 4: Simulated peak vertical electric field Eqx versus gate bias Vq.

3.2.3

Simulated Lateral Electric Field

The lateral electric field. Ex, as outlined in section 2.1.1, is the result of a
potential difference in dopant concentration at a junction. Simulations have
shown that lateral electric field is a maximum in the source region of the
device. Figure 5 highlights the source region schematic, the potential in volts at
the surface of the silicon, and the Ex. The simulated stress condition is Vd=20V
and Vg=9V.

In the first image, the black line represents the n+ source (including n-LDD) to
p-body junction. The red represents the depletion region. There are a number of
observations, for discussion in relation to all the simulation results later:
■

The source region “A” has high doping concentration of Arsenic 3E15
therefore it is of relatively low resistance and has a low potential across it.

■

The region under the gate “C” is in accumulation (surface accumulation
resulting from the gate bias) and also sees a low potential drop.
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The LDD region “B” is of lesser doping concentration of Phosphorus 3E13
and hence is a relatively high resistance region, resulting in a sharp
potential gradient.
Ex is significant within the LDD region, specifically in the area not over
lapped by the gate.
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Figure 5: Simulated Ex and silicon surface potential gradient at stress bias of Vd=20V
and Vg=9V, for regions A the source, B the LDD and C under the gate.
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3.2.4

Simulated Impact Ionisation

The process of impact ionisation (II) was outlined in section 2.2.2, and
concludes that the phenomenon is strongly affected by the vertical doping and
field profiles within the device. LDNMOS simulated II generation rate at
maximum use conditions is shown in figure 6, highlighted by increased
intensity from yellow-orange-red. There are 3 areas of high II to note: (1) in the
Phosphorus LDD; (2) in the channel and (3) in the funnel region.

Both hot electrons and hot holes are generated in each of these regions. The
holes generated during II are collected at the body terminal, and measured
independently as body current, Ibody This compares with substrate current in
conventional MOSFET device. The majority of the electrons generated are
swept to the drain with the drive current flow and cannot be distinguished.
However a portion of the electrons with sufficiently high energy, and generated
in the correct location, can be swept by high electric fields and injected into the
gate oxide. It is necessary to establish which of these three regions of II
generates carriers that lead to hot carrier injection and device degradation.
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Figure 6; Simulated II at use bias of Vd=20V and Vg=5V in LDNMOS device.
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The recommended accelerating factor Vg was used to investigate the behaviour
of II under stress conditions. Simulation results establish the following:
■

The magnitude of II in the LDD region increases with increasing Vq and
this is shown in figure 7, This correlates with the increase in Ex at elevated
Vg already observed in section 3.2.3.

■

The magnitude of II in both the channel and the funnel region decreases
with increasing Vg.

Figure 7: Simulated II in LDD region only, versus gate bias Vq, Vd=20V.

The understanding reported here is that increased Vg enhances an already
existing phenomenon. This correlates with the findings of Contiero et al. who
first proposed the use of Vg as an acceleration factor, although in the absence
of detailed supporting simulation data [97, 100, 101]. Vandenbossche et al.
isolated two regions of II on a lOOV device [102]. They also suggest that
device degradation is associated with the II close to the Si-Si02 interface, while
II within the extended drain region does not impact the device performance.

More recently, Brisbin et al. reported quite a different mechanism [96, 104].
Their data suggests that increased
increasing

Vd.

Ibody,

representing II, is a function of

They report that the degradation at this stress condition is a

result of negative charge at the silicon to field oxide interface, Si-FOX in the
vicinity of the point of maximum impact ionisation deep within the device.
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In relation to the LDNMOS device at the focus of this study, there are no
grounds to accept or further investigate Brisbin’s theory. Figure 2 has shown a
depletion region formed by the poly gate on the extended drain depletion
region. This encompasses the Si-FOX interface, shielding it from current flow,
and as a result there are no electric fields in the region to provide either the
necessary energy for carrier excitement or direction for carrier injection.

3.2.5

Simulated Current-Voltage Characteristics

Simulation is also used for pre-production analysis of the predicted currentvoltage characteristics. An example of initial un-calibrated data is shown in
figure 8. This shows Vd-Id characteristics for a range of use and stress Vq.
One early observation is the loss of drive current capability at high gate bias, as
indicated by A versus B. This is related to restricted current flow in the funnel
region defined by the depletion regions, but it may not be representative of
device performance, and first silicon will confirm this. Outside the scope of
this work, the models require optimisation, but from experience, the offsets are
not expected to impact the

Eqx, Ex

and II observations, except maybe in

magnitude. All simulations will be confirmed on calibrated models.

Vd[V]
Figure 8: Simulated drain current Id versus Vq for a range of use and stress Vg-
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3.2.6

Summary of Device Simulation

Device simulation is demonstrated here as a powerful tool in understanding the
mechanics within a device. The three key components are established:
■

Eox maximum in the channel-source region. Accelerated by Vq.

■

Ex maximum in the LDD region. Accelerated by Vg-

■

II in LDD, channel and funnel regions. Only LDD II accelerated by Vq.

The LDD region has both high Ex to provide energy to the generated carriers
by II in the region, and also Eqx required for injection direction. From
simulation alone, the LDD region is concluded as key to the hot carrier
mechanism, and all components are shown to be accelerated by Vq.

There is no literature available which analyses the LDMOS device to this
extent, and firmly establishing Vq as the accelerating factor. But certainly,
various concepts were adopted from the work of others. The simulation
conclusion allows parametric analysis of the first available silicon to proceed at
a faster rate, and will also assist in the understanding of the observed
characteristics. The simulated I-V characteristics highlight the importance of
model calibration.

3.3

First Silicon

Silicon from some of the first available material through the line is used for this
initial parametric characterisation. Specifically designed testchips, with unique
device layout for hot carrier testing, with separate body and source terminals
[96, 103], are assembled from the wafers. The die are packaged in 18-lead
dual-in-line ceramic packages, on a prototype in-house assembly line used for
development activity. Parametric analysis of the 20V LDNMOS device is
performed on the HP4156, using an adaptor socket for the package. A
summary of the key device parametrics, pertaining only to the hot carrier
mechanism, is outlined.
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3.3.1

Measured Current-Voltage Characteristics

Established in section 2.4 of chapter 2 is the significance of substrate and gate
current in understanding MOSFET hot carrier degradation. Similarly, analysis
of the body current Ibody and the gate current Ig in the LDMOS device in
conjunction with the simulation results, will provide a better understanding of
the mechanism. Substrate current, Ib does not feature in the LDMOS device, as
it is isolated by the buried layer and plug technology. The device is a single
stripe of 20 transistors, W/L=20/0.6pm.

Measured

Ibody

at both use Vg=5V and stress Vg=9V is shown in figure 9,

over the range of use Vo-

Ibody

represents hole generated current from all

regions of II. From simulation, it is understood that

Ibody

at Vg=5V is

generated primarily by II in the channel and funnel regions [99].

Ibody

at

Vg=9V displays an increase, labelled ‘A’ at moderate Vd, that was not evident

at Vg=5V. This is due to hole generation by the II in the LDD region.

Ibody

at

Vg=9V shows a further increase at high Vd labelled ‘B’, as the II in the funnel
region dominates.

Ibody

is lower at stress conditions of Vg=9V and Vd=20V

than at use conditions of Vg=5V and Vd=20V. This corresponds with a drop in
II in the channel and funnel region (at high Vd and high Vg the funnel is wider
therefore decreases II). This decrease in II was also observed in simulations.
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Figure 10 displays measured Ig over the whole range of use Vd and a stress
Vg>5V. Ig is low at bias conditions up to Vg<7V and Vd<20V, In fact, the pA

current is at the threshold of the system capability, so Ig could be <lpA. For
increased stress Vg>7V, there is a critical point at approximately

Vd=6V

labelled ‘C’ from which Ig increases at a steady rate, and then becomes
independent of Vd- This effect is also observed for 5V<Vg<9V, although not
shown in figure 10 for clarity, but is included in appendix A3.

Figure 10: Measured Ig versus Vq for a range of use Vg==5V and stress Vg=9V.

Comparing Ig and
between

Ig

Ibody

at stress condition Vg=9V highlights a similarity

in region A, figure 9, and

Ibody

in region C, figure 10. From this it

is deduced that Ig is related to II in the LDD region only. Ig is not impacted by
II in the channel or the funnel region, as it sees no change corresponding to
region B in figure 9. Ig is the only available experimentally accessible quantity
that represents a direct measure for the injection of carriers into the oxide.

The understanding of the device parametrics is only possible in conjunction
with the simulation data. In conventional MOSFETs Ib is typically used to
interpret II. The complexities of different regions of II within the LDNMOS
device, resulting in a cumulative

Ibody

is a more difficult challenge, but the aid

of simulation has provided a satisfactory explanation of events.
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3.3.2

Parametric Safe-Operating-Area

Derivation of a safe-operating-area (SOA) for power products is a an industry
standard requirement. It is a concept easily found in a web search, in relation to
measurement equipment, e.g. Tektronix, or discrete power MOSFETs, e.g.
International Rectifier. Because of the variability in power applications is so
great, there are many different interpretations of SOA. For LDMOS, the SOA
pertains to Vd and Vg combinations that will allow performance to
specification for a minimum of 10 years. Combinations of Vd and Vq outside
the SOA are not guaranteed. Typically this is experimentally derived.

For the LNDMOS device, a parametric SOA is derived. This is achieved by
using the critical point at which Ig becomes significant (i.e. >10pA), as
indicated by ‘C’ in figure 10, as the pass/fail criteria, for each combination of
Vd and Vg. The result of is shown in figure 11. The SOA margin allows
Vg<7V with Vd<20V, but Vg>8V with Vd<7V only. Although maximum rated

Vg is 5V±10%, greater SOA represents a more robust device to the user, and is
a figure of merit.

Figure 11: Parametric SOA, based on significant Ig >10pA.

The parametric SOA is used as a guide for choice of experimental stress bias to
determine the experimental SOA.
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3.3.3

Summary of First Silicon

Combined parametric and simulation data has established a hot carrier
mechanism for the LDNMOS device. It is first assumed that increased Vq
accelerates the mechanism. Simulation shows Eqx in the channel near the
source that is present at both use (Vg<5V) and stress bias

(Vg>5V).

Simulation

also shows three regions of II at use bias: LDD II, channel II and funnel II. At
increased Vg the LDD II increases, while channel II and funnel II decrease. All
regions of II contribute holes to Ibody, and electrons to the Id- Only the LDD II
results in the injection of carriers into the oxide, and Ig represents electrons that
traverse the oxide. It is only in the LDD region that the Eqx is favourable to
hot-electron injection. The presence of Eqx, Ex and LDD II at both use and
stress bias confirms that the mechanism is accelerated by Vg- This validates the
use of extrapolation from stress to use conditions in lifetime calculations.

3.4

Device Optimisation

Based on the parametric SOA in figure 11, for a maximum rated Vg of 5.5V
and

Vd=20V,

the predicted reliability margin is Vg=7V. Ideally, greater margin

implies a more robust device. To improve on this margin, it would be
necessary to investigate the options available to reduce the LDD Ex and hence
the LDD II, or Eqx- In parallel with the reliability device characterisation, fab
process engineering discovered an issue with cross wafer uniformity of the
parametric on resistance

Rds(ON),

of the device. This was attributed to the

relatively low doping concentration of the LDD Phosphorus 1EI3 implant with
respect to the p-body dose of Boron 2E13. To resolve the

Rds(on)

issue, it was

proposed that the LDD implant is replaced by a I OX heavier Arsenic dose of
1E14, to provide a low resistance link under the spacer. With this change the
Rds(on)

was reduced by 10% and the cross wafer % sigma variation is reduced

from 10% to <2%. The implications of this significant process change on the
hot carrier mechanism also requires investigation and understanding, although
improved device performance is anticipated [98, 100].

78

3.4.1

Simulation of Arsenic LDD Device

Modification of the LDD implant in the existing simulation models for the
LDNMOS device, is not a complex or timely change and for comparison, the
data is presented in a similar format. Simulation shows that Eqx is unaffected
by the LDD implant dose. This is expected as the gate oxide thickness, tox is
the main parameter controlling Eqx, section 2.1.2, and it is unchanged. Gate
oxide integrity test, outside the scope of this work, confirmed minimal impact
of LDD dose on gate oxide lifetimes. The change in LDD dose however, is
expected to impact both Ex, section 2.1.1, and hence 11.

3.4.1.1

Simulated Lateral Electric Field

A change in the LDD from Phosphorus 3E13 to Arsenic 1E14, constitutes both
a dose change and an impurity change. Increased LDD dose causes a decrease
in the LDD resistance. A decrease in the potential difference in the sourceLDD junction dopant concentration is expected, and simulation has shown this
to be the case. The new low resistance LDD region results in a reduced
potential gradient, and a small Ex in the LDD region. Figure 12 eorrelates with
figure 5, showing the source region schematic, the potential at the silicon
surface in volts, and Ex. The simulated stress condition is Vd=20V and Vg=9V.

In the first image of figure 12, the black line represents the n+ source
(including LDD) to p-body junction, and the red line represents the depletion
region. The main difference between the Phosphorus 3E13 and the Arsenic
1E14 profile is observed here, as a more unified junction and depletion line.
This is a result of a more graded doping profile, shown in detail for information
in appendix A4. This effeet cannot be attributed singularly to the dose. Arsenic
is a heavier impurity and is therefore less prone to out diffusion during
subsequent heat cycles. So the resultant surface concentration of the LDD is
greater with Arsenic implant. Hence it is concluded that both aspects of the
LDD implant change are influential in Ex optimisation.
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Figure 12: Simulated Ex and silicon surface potential gradient at stress bias of
Vd=20V and Vg=9V, for regions A the source, B the LDD and C under the
gate of the 1E14 Arsenic device.

3.4.1.2

Simulated Impact Ionisation

The simulated II for the Arsenic IE 14 LDD device is shown in figure 13. The
are 3 key areas are highlighted: (1) the Arsenic LDD II is minimal; (2) the
channel II is similar to figure 6, and (3) the funnel II is also similar to figure 6.
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This correlates with the reduced Ex observed in the LDD region. Both hot
electron gate current Iq and hot hole body current Ibody are expected to reduce
accordingly.

•
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Figure 13: Simulated 11 at use bias of Vd=20V and Vo=5V in Arsenic LDD device.

3.4.2

Measured Parametrics on Arsenic LDD Device

The measured

Ibody

at both use Vg=5V and stress Vg=9V is shown in figure

14, over the whole range of use Vd. Comparing this graph with the equivalent
for the Phosphorus 3E13 LDD device of figure 9, highlights key differences.
Firstly,

Ibody

in region ‘A’ is significantly reduced, but remains marginally

higher at Vg=9V. This current is due to hole generation by the II in the LDD
region only, and has reduced accordingly with Ex and II in the Arsenic IE 14
LDD. Secondly,

Ibody

at both Vg=5V and Vg=9V shows a small increase in

region ‘B’. This current is due to hole generation by the II in the funnel region
which is not impacted by the LDD dose. Consistent with figure 9,

Ibody

is

lower at maximum stress conditions of Vg=9V and Vd=20V than at maximum
use conditions of Vg=5V and Vd=20V.
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Figure 14; Measured Ibody versus Vq for a range of use Vg=5V and stress Vg=9V.

Figure

15

displays measured Ig over the range of use Vd and stress

Vg>5V,

and is compared with figure 10. Ig is significantly lower for all conditions. The
critical point from which Ig increases at a steady rate, labelled ‘C’, has
increased from

Vd=6V

to

Vd=14V,

while the overall magnitude of Ig has

decreased by a factor of lOOX. Ig represents electrons that are generated by
LDD II and are lucky enough to traverse the oxide. Hence, reduced II results in
reduced

Ig.

Measured

Ig

for 5V<Vg<9V is included in appendix

A5.

Figure 15: Measured Ig versus Vq for a range of use Vg=5V and stress Vg=9V.
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3.4.2.1

Parametric Safe-Operating-Area

The parametric SOA is derived. As previously described, the critical point at
which Ig >10pA as indicated by ‘C’ in figure 15 is the pass/fail criteria. This
yields a parametric SOA for the Arsenic 1E14 LDD device shown in figure 16.
The margins are much improved, allowing
Vg>8V

then

Vd<18V,

compared with

Vg<8V

Vd<7V

with

Vd<20V,

but for

previously in figure 11. This

represents a more robust device.
20
16

E 12
Q

>

SOA

8
4 H
0

-I—I—I—I—I—I—r

“I----1----1-----1----1----1----1----1----r

4

6

10

Vg[V]
Figure 16: Parametric SOA, based on significant Iq >10pA.

3.4.3

Summary of Device Optimisation

The LDD of the LDNMOS device was changed from Phosphorus 3E13 to
Arsenic 1E14, for improved parametric performance, and implications on the
established hot carrier mechanism are investigated. Simulation shows that the
process change is beneficial in reducing the hot carrier Ex and II components
of the LDD. This is attributed to both increased dose and heavier impurity
properties. Comparison of simulation data for both implants, on graphs of
equal scale, clearly show the improvement. The established parametric
indicator of II is Ibody, and this confirms decreased LDD 11. The correlation of
parametric data for both implants further confirms the understanding
summarised in 3.3.3. Ig represents injected carriers that cross the oxide, and
this too decreases, and subsequently improves the parametric SOA.
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3.5

Summary of LDMOS Device Characterisation

The complimentary use of two device characterisation tools - device
simulation and parametric analysis - has yielded an understanding of the hot
carrier mechanism in the LDNMOS device. Individually, neither tool could
successfully achieve the same conclusion. The characterisation has focused on
a literature recommended choice of Vg as an acceleration factor, compared
with Vd which is the accelerating factor for conventional MOSFET devices.

The following is a very brief summary of the key points established during the
LDNMOS device characterisation:
■

Eox is a maximum in the channel-source region. The magnitude of Eqx
increases with increasing Vq and is independent of LDD implant dose. Iq
represents injected carriers that traverse the oxide, which is a function of
Eox- However, Ex and Eqx impact on Iq have not been individually

distinguished.
■

Ex is a maximum in the LDD region. The magnitude of Ex increases with
increasing Vg. LDD implant change from Phosphorus 3E13 to Arsenic
1E14 yields reduced Ex components of the LDD. This is attributed to both
increased dose and heavier impurity properties. Graphical presentation of
measured Ig and Ibody for devices with both implants clearly shows the
improvement.

■

There are three regions of II: in the LDD, in the channel region and in the
funnel region of the device. It is verified that only the LDD II is accelerated
by Vg, while the channel and funnel II display a decrease under the chosen
accelerated condition. All regions of II contribute to

Ibody.

Only the LDD II

generates Ig - and that is just carriers that traverse the oxide. The LDD
implant change reduced Ex which subsequently reduces II, and this is
demonstrated successfully through simulation and parametric analysis.
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All the data suggests that the LDD region is the focal point of the hot carrier
mechanism, as the necessary criteria are present. In the LDD region Ex is a
source of energy for the carriers generated by the II and Box provides injection
direction. The carrier injection is at the Si-Si02 interface, and while it is
assumed that interface state generation is the dominant degradation
mechanism, analysis of experimental hot carrier degradation parameters is
required to confirm this.

The phenomenon is shown to exist at both use and accelerated Vg stress
conditions. This is an important feature of an accelerating factor, as the
introduction of a new type of degradation or failure mechanism invalidates the
extrapolation of lifetimes from stress to use condition.

Both Ibody and Ig provide useful data in monitoring the hot carrier generation
and injection. Because Ig represents a portion of injected carriers from the
LDD region alone, it is used to derive the parametric SOA, which ultimately
displays the device level benefit of LDD optimisation.

Extensive data beyond that published to date, has established an understanding
of the mechanics of hot carrier generation in the LDNMOS device. It can be
assumed that this is a more aggressive effect than that seen in LDPMOS, and
summarise the theory as a general LDMOS hot carrier mechanism.

To conclude, Vg is the required variable parameter for proceeding to
experimental work. This experimental work will be outlined in the next chapter
and the derived results will verify the simulation work completed in this
chapter.
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Chapter 4
4.0

LDMOS Experimental Data

Introduction

Hot carrier reliability data is generated by a series of experiments at accelerated
gate bias,

Vg,

the established stress condition. This is performed in the

Qualitau Hot Carrier Test System described in section 2.15. Parametric
analysis is used to quantify the inflicted hot-carrier damage. Extrapolation of
stress condition lifetimes predicts lifetime at operating conditions. Typically
this is achieved using a model, and suitability of a model for the LDMOS
device is investigated. Devices with both Phosphorus 3E13 LDD and Arsenic
IE 14 LDD are evaluated, to determine the experimental SO A to comparison
with the Ig based parametric SOA

4.1

LDNMOS Test Structure

The test structure used in this experimental

G

work is known as a Single Stripe device. This

S

Body

■ ■

is shown in figure 1. This is a standard length
5.7pm transistor that is 20pm wide. Both
separate and joined source and body contact
test structures are available.

Another type of structure sometimes used in

pi

LDMOS analysis is the PCell device. This is
an array of stripes, connected in parallel. A

! p:

detailed description of pcell layout is provided
in

Appendix

A6

for

information.

ip

All

parametric characterisation in the previous
■j

i ■

chapter, and all experimental data reported is
from the W=20 single stripe device.

'

5.7um

'

Figure 1; S.S. Device.

86

4.2

Experiment Setup

In the Qualitau Hot Carrier Test System, experiments are performed in a
module, which contains 3 unique boards containing 8 devices under test
(DUT). Hence experiments are typically run at three different stress conditions.
The system is not temperature controlled, so the experiment runs at room
temperature. The Qualitau is a windows based user friendly environment
facilitating flexible setup and conditions.

The drain, gate, source, body and substrate terminals are uniquely defined for
the experiment. Three sets of bias conditions are required. Firstly, the devices
will be inspected for functionality, and typically

Vg=Vd=5V

is applied and

Id,

Ib and Ig are monitored, with manual intervention to remove invalid test
devices. Secondly, the stress Vd and Vg are defined. And finally, the monitor
Vg-Id and Vd-Id characteristic bias conditions are defined. This monitor
sequence is performed 3 times per decade for a total stress time of lOOhrs.

From the data collected via the Vg-Id and Vd-Id sweeps, the absolute, the
delta and the percent change in key parametric values are calculated and
graphed with respect to the total stress time. The parameters of significance to
LDMOS are Idsat, Idlin,

Vth, Givi(max)

and R(on) and the bias conditions for

these are listed below in table 1. The actual time for each DUT to see a 10%
parametric change is extracted, and a time to fail, x, per stress condition is
calculated, and used in use lifetime extrapolations. This is the sequence of
events, which provides the data outlined in the experimental work.
Parameter

Vd [V]

Vg [V]

Vs=Vb=Vbody fVl

Idsat

5

Idlin

1
0.1
0.1
1

5
5

0
0
0
0
0

Vth *

Gm(max) *
R(0N)

0-5
0-5
5

Table 1: Bias conditions for parameter monitor.
* Extrapolated from the slope of Vg-Id characteristic.
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4.3

First Silicon Reliability Test Data

Single stripe W=20 devices with Phosphorus 3E13 LDD implant are used for
the first reliability hot carrier test experiments. Both accelerated stress at
Vd=20V and Vg>5V, and stress at Vg~8V and Vd<20V are investigated based

on the parametric SOA. There are a number of important questions that
determine consistent monitoring of degradation in subsequent experiments, and
reduce the volume of data analysis.
■

How extensive is the range of allowed stress Vg?

■

What parameter degrades most uniformly and is it also the worst case?

■

What is the fail criterion?

4.3.1

Hot Carrier Experimental Data

At the initial stage, the degradation of all parameters is monitored. This data is
quite extensive and the detail is reported in Appendix A7 for information. The
key observations are presented here. Lot#l is stressed at Vd=20V, and Vg=69V. For each parameter, both the total % degradation and the absolute delta
change, (with respect to time zero and post lOOhrs stress), is recorded, and
graphed as shown in Appendix A7 figure A7(a)-(e). Table 2 summarises the
results of these graphs.

Experiment
M2
M2
M2
M2
M2

3
4
3
4
3

Lot#

Parameter

Slope, m

Line Fit, R^

1

Idsat
Idlin

10.082
8.607
13.872
8.347
9.906

0.94
0.98
0.89
0.78
0.99

1
1
1
1

Vth
Gm(max)
R(0N)

Table 2: Experiment data for first silicon at Vd=20V and Vg=6-9V, comparing
the power law data fit

(target =1) and slope, m. Raw data Appendix A7.

The line fit R , with a target of 1, shows that R >0.9 for Idsat, Idlin and R(on)This suggests that Idsat, Idlin and R(on) display greatest uniformity with Vg
stress, up to Vg=9V. Of these three parameters, Idsat has the greatest slope.
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This implies that Idsat is most strongly influenced by accelerated Vq. It is also
clear that R

<0.9

for

Vth

and

Gm(max)-

Both

Vth

and

evolve from

Gm(max)

extrapolations of the Vq-Id characteristic, and are therefore a more complex
parameter, which may explain the poor line fit observed.

Based on this analysis, Idsat is concluded as the most suitable parameter to
monitor degradation of the experiments. From a product perspective, Idsat is a
key parameter for switching applications, and is a favourable choice for that
reason also. And stress conditions of maximum Vg=9V are valid. The fail
criterion is typically defined as 10% degradation and will be used in this work.

Table 3 outlines the details of two experiments ran at Vd=20V and Vg>5V.
Lot#l and Lot#2 are two unique fab lots processed several weeks apart. For
each stress condition there are 6-8 devices. The time for 10% degradation in
Idsat

for each device is first calculated. This is plotted by stress condition in a

cumulative probability distribution plot as shown in figure 2. The cumulative
probability plot uses the distribution of failure time for the stress devices, to
extrapolate or predict the fail time, x, or TO.1% of the population. The TO.1%
for a range of stress conditions is also shown in table 3. The fail time for 6V is
very high and is a large extrapolation of data, while the fail time for 9V is very
low, and below the first time step duration. Hence it is recommended that the
range of stress bias be refined to 6.5V<Vg<8.5V.

Experiment

Lot#

M2 3
M2 4
M2 3
M2 4
M2 3
M210
M210
M210

1
1
1
1
1
2
2
2

Vd [V]
20
20
20
20
20
20
20
20

Vg [V]
6.0
7.0
7.5
8.0
9.0
6.0
7.5
9.0

Parameter

TO.1% [hrs]

Idsat

65,453
45
1
0.2
<0.01
12,734
2
<0.01

Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat

Table 3: Experiment data for first silicon at Vd=20V and Vg>5V.
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Figure 2: The cumulative probability chart for three stress conditions on Lot#l.
This is based on 10% degradation of Idsat-

Using the same procedure, stress at

Vg~8V

and Vd<20V is investigated based

on the derived parametric SOA. Table 4 outlines the various conditions and the
resultant TO.1%. There is just a single condition that provides a high lifetime,
and all other conditions are consistently, with little apparent Vd or Vg
dependence. These conditions are spread over the pass/fail border outlined in
figure 11 of chapter 3, and the experimental results presented here appear to be
equally black and white in nature.

Experiment
Ml
Ml
Ml
Ml
Ml
Ml
M2
Ml
M2
Ml

6
7
6
7
6
9
9
9
9
9

Lot#
1
1
1
1
1
1
1
1
1
1

Vd [V]
4
7
10
13
16
5
6
7
8
9

Vg [V]
7.5
7.5
7.5
7.5
7.5
8.0
8.0
8.0
8.0
8.0

Parameter

TO.1% [hrs]

Idsat
Idsat

1,500,000
1.8
2.6
0.3
0.8
544
46
8
0.06
0.04

Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat

Table 4: Experiment data for first silicon at Vd<20V and Vg~8V.
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4.3.2

Experimental Safe-Operating-Area

The aim of the experimental test is to establish 10 years reliability, and to
derive the experimental SOA. The stress bias and lifetime data provided in
tables 3 and 4 is presented schematically in figures 3 and 4.
1.E+06
1.E+05

10yrs

_ 1.E+04 ;
i 1.E+03 ,
1.E+02

= 0.976

1.E+01 ^
1.E+00
1.E-01
■ LotTl^l
1.E-02 ^ a Lorn
1.E-03
1.0

5.5V

10.0

VgM
Figure 3: Experimentally derived lifetime t versus stress

Vq

for Lot#l and Lot#2.

Figure 3 shows the lifetime x versus stress Vq. Using a log-log scale yields a
power line fit with R =0.976. Although x at the extreme stress conditions was a
large extrapolation of the experimental data, the results are seen to satisfy the
data fit. Also shown is the 10 years reliability target, and the point at which this
interjects the data fit is at Vg=5.5V. This states that for use Vg>5.5V, lOyrs
lifetime cannot be achieved, while for use Vg<5.5V, reliable operation for
lOyrs is expected. This is a very significant datapoint, and is it shown to
correlate across two unique fab lots.

The lifetime x versus Vd for two different stress Vg is presented in figure 4. A
log-log scale is employed to enhance any pattern within the data, and Vg=8V is
somewhat linear, but Vg=7.5V is not consistent with this. The conclusion from
this data is that Vg>5.5V is supported only by Vd<4V.
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Figure 4: Experimentally derived lifetime x versus stress Vq for Vg=7.5V and Vg=8.0V.

Using the lOyrs lifetime margins derived from this experimental data, it is
possible to establish the SOA. Figure 5 displays both the parametric SOA from
section 3.3.2, and the experimental SOA for the phosphorus 3E13 LDD device.
There is a significant offset between the two boundaries. The experimental data
is not model based, but simply x versus Vq

so

there is confidence in the

accuracy of the results. Therefore, the parametrics are overestimating the
maximum allowed Vg by approximately 2V. The maximum allowed Vd at
high Vg is also overestimated by the parametrics by 2V. The parametric SOA
is based on lG>10pA, which may need to be reviewed.

Figure 5; Comparison of experimental and parametric SOA for 3E13 Phosphorus LDD device.
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4.3.3

Summary of First Silicon

Experimental hot carrier data has been analysed in detail to establish the
analysis method. Results have concluded that 10% degradation in Idsat is the
fail criteria for devices stressed at maximum Vd and 6.5V<Vg<8.5V. This
method has been evaluated on two unique fab lots, and results correlate for
equivalent stress conditions. A simple graph of x versus stress Vg or Vd is used
to determine the lOyrs reliability margin and hence the experimental SOA. For
the 20V LDNMOS device, the maximum use Vg is 5V+10%, and the resultant
reliability data point of 5.5V is therefore marginal. This is not satisfactory, as
clearance for process variation is critical. From a hot carrier perspective, any
additional margin provided by the device optimisation is welcomed. The SOA
correlation also highlights an over-estimation of the parametric SOA. This is
most probably due to inability to accurately measure the required low Ig.

4.4

Device Optimisation Reliability Test Data

Similar to other stages of this work, the methods and procedures for device test
and analysis has been established on the first silicon. For the device with the
optimised LDD of Arsenic 1E14 dose, the theories will be verified, and then
used where valid. Simulation and parametric analysis have already predicted
improved hot carrier performance, based on reduced electric fields and reduced
gate current respectively. Experimental data is expected to verify this.

Single stripe W=20 devices are used for reliability hot carrier test experiments.
The aim of this reliability testing is firstly to establish if the degradation
mechanism in Arsenic 1E14 device correlates with that of already seen for the
Phosphorus 3E13 LDD dose. This is significant as the characterisation data
suggests the Arsenic 1E14 devices experiences an equivalent mechanism, but
just to a lesser degree. Secondly, as the Arsenic 1E14 device will be the final
released version of the process, it is important to derive the SOA for the
released LDNMOS device.
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4.4.1

Hot Carrier Experimental Data

For the Phosphorus 3E13 device, the degradation of all key parameters were
analysed, and Idsat was deemed most significant from a degradation,
uniformity and product related perspective. For the Arsenic 1E14 LDD device,
degradation of Idsat, R(on) and Vth are compared with that of Phosphorus to
confirm the degradations are similar. This data is presented in figure 6.

■ Phos Vt [mV]

• Phos Idsat [%]

A Phos R(on) [\]

□ As Vt [mV]

o As Idsat [%]

AAsR(on) [%]

Figure 6: Comparison of % degradation of Idsat, % degradation of R|on) and absolute
degradation of Vjh for (i) 3E13 Phosphorus LDD device stressed at Vd=20V, Vg=7.5V (expt.
M2_3) and (ii) 1E14 Arsenic LDD device stressed at Vd=20V, Vg=7.5V (expt. M212).

The degradation of Idsat, R(on) and

Vjh

specific to each device is parallel,

which suggests the same mechanism is impacting each parameter. The single
difference between the Arsenic 1E14 device and the Phosphorus 3E13 device
is the magnitude of the degradation - the rate of degradation is equivalent, as
indicated by the parallel lines. Based on this conclusion, the same analysis
methods and data presentation used in the analysis of first silicon will be
employed for the optimised Arsenic 1E14 LDD device.
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Table 5 lists the experiments ran at Vd=20V and Vg>5V, Lot#1^4 are unique
fab lots proeessed weeks/months apart. As before, sample sizes of 6-8 devices
are stressed at each condition, and 10% degradation in Idsat is the fail criteria.
The cumulative probability plot provides the TO.1% for each stress condition.
The fail time for Vg=6V stress condition is a large extrapolation of data, and is
avoided in subsequent testing.

Experiment

Lot#

M113
M113
M113
M212
M212
M212
M228
M228
M228
M229
M229
M229

1
1
1
2
2
2
3
3
3
4
4
4

Vd [V]
20
20
20
20
20
20
20
20
20
20
20
20

Vg [V]
6.0
7.0
8.0
6.5
7.5
8.5
7.5
8.0
8.5
7.5
8.0
8.5

Parameter

TO.1% [hrs]

Idsat
Idsat

1.0E6
365
0.3
7,000
2.7
0.1
1.1
0.7
0.2
5.6
1.1
0.1

Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat
Idsat

Table 5: Experiment data for first silicon at Vd=20V and Vg>5V.

Based on the offset observed between parametric and experimental data in
figure 5 for the Phosphorus 3E13 device, the stress conditions for the Arsenic
1E14 device for the SOA border region were reviewed. Vg and Vd lower than
recommended by the parametric SOA were selected, as outlined in table 6. The
resultant TO.1% suggests that this action was a reasonable interpretation of the
Phosphorus 3E13 data.

Experiment
M6
M6
M6
M7
M7
M7

2
2
2
1
1
l

Lot#
1
1
1
2
2
2

Vd [V]
6.0
7.5
9.0
6.1
7.5
9.0

Vg [V]
7
7
7
8
8
8

Parameter

TO.1% [hrs]

Idsat
Idsat

3.8E6
1,528
189
1.0E6
50
12

Idsat
Idsat
Idsat
Idsat

Table 6: Experiment data for first silicon at Vd<20V and Vg~8V.
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4.4.2

Experimental Safe-Operating-Area

The stress bias conditions and the resultant lifetimes for the Arsenic 1E14
device, outlined in table 4 and 5, are presented in figure 7 and 8 respectively.
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1
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■

■
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Figure 7; Experimentally derived lifetime x versus stress Vq for Lot#l-#4.

Figure 7 shows the x versus stress Vg, with a power line fit of R-0.95. The 10
years reliability target interjects the data fit at Vg=6.0V. This states that for use
Vg>6.0V, lOyrs lifetime cannot be achieved, while for use Vg<6.0V, reliable

operation for lOyrs is expected. This correlates across four unique fab lots.
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T versus Vd for two different stress Vq is presented in figure 8. The use of a
log-log seale shows that the lifetimes for Vg=8V are consistently lower that
corresponding lifetimes for Vg=7V. The lOyrs lifetime target is achieved in
close proximity to each other for both stress conditions, at Vd=6.5V. This data
concludes that the transition region for lOyrs reliability, for the Arsenic 1E14
device, for Vg>6V is supported only by Vd<6.5V. The experimental SOA is
derived from this conclusion.

Figure 9 displays both the parametric SOA from section 3.4.2.1, and the
experimental SOA for the Arsenic IE 14 device. Similar to the previous case,
there is significant offset between the two boundaries, with the parametrics
overestimating the maximum allowed Vg by approximately 2V, and there is a
large delta of 12V in the maximum allowed Vd at high Vg.

Figure 9: Comparison of experimental and parametric SOA for IE 14 Arsenic LDD device.

Derivation of the parametric SOA is based on lG>10pA. On review of the
parametric characterisation data, a reduced margin to a lower limit would yield
a more representative parametric SOA. Both the Phosphorus and the Arsenic
device Ig characteristics are reviewed, using >2pA as the new margin. This
data is detailed in Appendix A8, and the resultant SOA for both devices are
shown in figures 10 and 11. These correlate with figures 5 and 9 respectively.
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Figure 10: Comparison of experimental and parametric SOA for 3E13
Phosphoms LDD device, with new 2pA Iq margin.

Figure 11; Comparison of experimental and parametric SOA for 1E14
Arsenic LDD device, with new 2pA Iq margin.

Figures 10 and 11 show that with a reduced margin, the offset between
parametric and experimental SOA is reduced, particularly on the Arsenic
device, but the reduced delta is not sufficient to claim correlation. To achieve
correlation, current measurement resolution <lpA is necessary, as there are sub
pA characteristics that cannot be evaluated at this time. The limitations of the
HP4156 parametric analyser allow accurate measurement only to IpA range.
Any investigation beyond the stage reached here requires an upgrade to the
available tools.
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4.4.3

Summary of Device Optimisation

Criteria developed for on the Phosphorus 3E13 LDD device was applied to the
Arsenic 1E14 LDD device hot carrier testing. Experimental results from both
devices are compared, and show that the degradation on both is equivalent, but
present in lesser magnitude on the new optimised device. Testing of four
unique fab lots is completed, and lifetimes, x, versus stress Vg or Vd is used to
determine the lOyrs reliability margin and the experimental SOA.

There were several objectives to achieve by hot carrier testing the optimised
device. Firstly, the established correlation of the parametric degradation of the
two devices compliments the simulation characterisation work, which showed
reduced electric fields within the Arsenic device. Secondly, with the reduced
degradation the Arsenic IE 14 LDD device has a more robust SOA. Figure 12
shows a comparison of experimental SOA for both devices. It shows an
improvement in the maximum SOA Vg of 0.5V, and an improvement of 2V in
the maximum SOA Vd at high Vg. The maximum allowed Vg for LDNMOS in
product applications is 5V+10%. The Phosphorus 3E13 LDD device maximum
Vg of 5.5V is marginal and the additional 0.5V margin gained from the
optimised Arsenic IE 14 LDD device provides a more robust and a more
reliable product.
0.5V

20
16

E 12
a

^

8 H

Arsenic LDD
experimental
SOA boundary

Phosphorus LDD
experimental
SOA boundary

4
0
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0
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Figure 12: Comparison of experimental SOA for the 3E13 Phosphorus
device and the IE 14 Arsenic LDD device.
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Finally, the parametric SOA correlation highlights an exaggeration of the
device reliability, by Ig analysis alone. Figures 10 and 11 demonstrate this
large offset between parametric and experimental SOA. Figure 13 compares
the parametric SOA for both devices. It suggests that device optimisation has
no Vg gain, and that some increase in Vd at high Vg is achieved. All three
graphs suggest that Ig with its current minimum measurement resolution of
IpA is not capable of accurately predicting LDMOS device SOA.

Figure 13: Comparison of parametric SOA for the 3E13 Phosphorus device and
the IE 14 Arsenic LDD device.

4.5

Hot Carrier Analysis Model

Setting a target of lOyrs reliability, and monitoring the maximum operating
conditions within that boundary achieve derivation of the SOA. This is a
method specific to power products, and represents device robustness. For
submicron CMOS hot carrier devices, lifetimes are typically calculated for the
maximum allowed bias conditions, as recommended by process development.
In this particular case, the maximum allowed Vd is 20V and Vg is 5V. A model
is used to extrapolate lifetime at stress condition to lifetime at use condition,
and the resultant use lifetime must be >10yrs. Both SOA and DC lifetime
projection provide similar information regarding the device reliability, but from
a process control perspective, monitoring of the use DC lifetime is more
accurate.
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Appendix A8 details the relationship between each of the key currents, Id,
Ibody

and Ig with respect to stress Vq. In summary, Id displays uniform

increase with increasing Vq over the full range 5V<Vg<9V. Ig also displays
uniform increase with increasing Vg but for a select voltage range within
5V<Vg<9V for each device type. And Ibody displays uniform decrease with

increasing Vg as explained in section 3.3.1. The fact that all current-voltage
data satisfies a power fit on the log-log scale (R^>0.9 in all cases) suggests that
a model could be applied to the data.

First, the “Berkeley Model” detailed in section 2.9 is investigated. This model
relates measured currents and lifetimes and the model assumes interface trap
generation is the dominant degradation mechanism.
-(pit/

T

where:

(^c^/w)

C(

...........section 2.9

(p; is the critical energy needed to create impact ionisation (1.3eV);
(Pii is the critical energy needed to create an interface trap;
X is the lifetime of the device;
C is a process parameter;
W is the transistor width.

From the LDNMOS device simulation, characterisation and experimental
analysis, Ig is deemed the significant current with respect to hot carrier
degradation. As Ibody decreases with increasing Vg it cannot be used in the
model, as the slope would be positive, and therefore would not project use
lifetime. Hence the berkeley model is modified as follows for the LDNMOS:
T

where:

* Id = C ( Ig/j^ )

-m

...........eqn. 1

m is the critical energy for the degradation mechanism.

The Phosphorus 3E13 LDD device is first analysed. Figure A8(a) shows Ig has
a linear fit at Vg>7V only. Experiments M2_3/M2_4 has corresponding stress
conditions so are selected for analysis. Table 7 details the experimental results.
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Experiment
M2
M2
M2
M2

3
4
4
3

Vg
[V]

5
7
8

9

Id

Ig

[mA]

[uA]

6.92
9.52
10.65
11.61

1.40E-6
1.96E-6
8.70E-5
2.57E-3

TO.1%
[hrs]
-

45
0.2
0.001

Ig / Id

2.02E-7
2.06E-7
8.17E-6
2.21E-4

TO.1%* Id
-

428.58
2.13
0.01

Table 7: Experimental data for Phosphorus 3E13 LDD.

A plot of log(T * Id) versus log(lB/j^) is shown in figure 14. This yields a
straight line fit with slope m= 1.5052. The line fit R^=0.99 which is good.

0.0000001

0.000001

0.00001

0.0001

0.001

Figure 14: Experimental data fit to Berkeley Model, for Phosphorus 3E13 LDD device.

The resultant slope of 1.5eV, is significantly lower than typical CMOS slopes
of 3-4eV. This 3-4eV is based on Si-Si02 electron and hole energy barriers or
3.1eV and 4.2eV respectively. The 1.5eV result suggests that neither electron
nor hole injection is occurring, which cannot be the case. The berkeley model
was developed for CMOS device and is independent of Vg therefore assuming
equivalent oxide field at stress Vd conditions. For LDNMOS device, Vg is the
variable stress condition, and it not only adjusts impact ionisation and volume
of available hot carriers, but Vg also modulates the oxide electric field. Hence,
the berkeley assumption of equivalent oxide field is not valid in this scenario.
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The LDNMOS Eqx variation with ‘normalised’ Vo (i.e. Vq/ 5V) is displayed
in figure 15 and detailed in section 3.2.2. This relationship is summarised as:
Vg

Eqx

2.5

To attempt to match the berkeley model, consideration of Eqx is required in the
analysis. The proposal here is to adjust TO.1% accordingly, use (TO.1%)
in the absence of increasing

Eqx

i.e.

lifetimes would be greater. Figure 16 shows

the resultant data fit, and the table of data is found in table A8 in appendix A8.
The slope of the degradation chart is now 3.8eV, which is more representative
of a hot carrier degradation mechanism.

0.0000001

0.000001

0.00001

0.0001

0.001

Ig^Id
Figure 16: Experimental data fit to Berkeley Model, for Phosphorus 3E13 LDD
device, with TO.1% adjusted for Eqx influence.
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The final stage is to extrapolate from stress conditions to use conditions.
Using the line equation, y=6E-21x'^^^^^
Substitute Ig and Id at Vg=5V from table 7
T0.1% = 25,808hrs = 3yrs

This result of just 3yrs lifetime at 5V is poorly, as the reliability target lifetime
is lOyrs DC. The reason for this is attributed to the accuracy of Ig measurement
at Vg=5V, which is recorded as 1.4pA. Current resolution of the measurement
system is IpA, and it is therefore conceivable that lG<lpA. From the model,
TO.1% oc Ig '", and Ig has significant impact on lifetime, and Ig is reverse
computed to prove that 800fA<lG<IpA guarantees >I0yrs DC lifetime.

A similar method is applied to the experimental data generated on Arsenic
1E14 LDD devices. Figure 17 shows the data fit, and the details are listed in
table appendix A8. The resultant m=4.85, which is reasonably close to the
standard activation energy for hot carrier mechanism. Using the line equation,
TO.1% = 32,861 ~ 4yrs. This again is poorly with respect to the >I0yrs target.
The limitation of current measurement resolution at use Vg=5V to IpA does
not allow linear extrapolation from the stress conditions to use conditions.

<
2

0.0001
0.0000001

0.000001

0.00001

Ig^Id
Figure 17: Experimental data fit to Berkeley Model, for Arsenic 1E14 LDD
device, with TO.1% adjusted for Eqx influence.
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Measurement of Iq to lO’s fA range is required to accurately predict hot carrier
lifetimes using the proposed model. This is further emphasised in figure 18,
which demonstrates extrapolation from stress to use bias for both Phosphorus
3E13 and Arsenic 1E14 device.

Ig/Id
Figure 18: Experimental data fit to Berkeley Model, for Phosphorus 3E13 and
Arsenic IE 14 LDD device, with lOyrs lifetime projection.

The dashed lines project to the lOyrs lifetime target, and Iq is calculated from
the reading on the x-axis as summarised in table 8. This states that, to achieve
lOyrs reliability, measured Iq at use Vg=5V, is 900fA for the 3E13 Phosphorus
device, and 780fA for the Arsenic 1E14 device. Measured Iq less than these
values ensures »10yrs reliability. Reviewing the characterisation data detailed
in appendices A3 and A5, suggests Ig for the Arsenic device in particular, is
anticipated to be «780fA, which would further emphasise the improved
reliability of the Arsenic 1E14 device. Hence, the model presented is expected
to predict use lifetimes with accuracy, if supported by 10’s fA Ig measurement.
Device
Phosphorus 3E13 LDD
Arsenic IE 14 LDD

Ig/Id [mA]
9.5E-8
1.3E-7

Id

[mA]

6.92
8.21

Ig [fA]
900
780

Table 8: Extrapolated Iq for lOyrs Lifetime for both device types.
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4.6

Wafer Level Test

From a hot carrier perspective, correlation of a device parametric with the
device lifetime, has added benefit of providing an in-line reliability monitor.
This is an ideal arrangement, as any potential wafer fab hot carrier issues can
be addressed real-time. However, confidence in the correlation is critical. In the
case of LDNMOS presented here, Iq is established as the key device parametric
for hot carrier degradation analysis. Iq is also a parameter, which is measured
at in-line at parametric probe. Due to the accuracy restrictions noted at use Vq
it cannot be used as a monitor at this time. A stress Vq parametric test is
investigated. This applies to wafer level test for the Arsenic device only as it is
the final released version of the device. Figure 19 shows measured Ig
distributions for both the Phosphorus 3E13 device (expt. #M212) and the
Arsenic 1E14 device (expt. #M228), at Vd=20V, Vg=8.5V.

Figure 19: Measured Iq distributions for both Phosphorus 3E13 and Arsenic
IE 14 LDD device for wafer level test investigation.

The range of the data is 106uA±40uA. In order to quantify this stress Ig range,
the lifetime at Vg=5V is required. The proposed analysis method is detailed in
appendix A9. The Ig delta between use lifetime e.g. lOOyrs and lOyrs lifetime
is applied to Ig at Vg=8.5V, the monitor condition. This yields a maximum Ig
margin for the wafer level parametric stress test of 150pA. This method is
strongly dependent on the data fit of the experimental results baseline.
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4.7

Hot Carrier Degradation Mechanism

The combined simulation, electrical characterisation and experimental data
demonstrate a hot carrier phenomenon in the LDNMOS device. The exact
nature of the degradation mechanism is investigated by analysis of the currentvoltage behaviour pre and post stress test. Due to the nature of the LDNMOS
device, this is limited to forward bias data only.

Figures 20(a)-(c) display Vth, Idsat and Gm degradation data from experiment
M228, as presented on the Qualitau. There are some key observations to note.
■

Over lOOhrs stress, Vth shows a uniform increase. From sections 2.6 and
2.7, this Vth degradation is attributed to fixed oxide charge. However, the
subthreshold is also seen to decrease, which is typically associated with Djt.

■

Idsat shows a significant decrease over stress time. This is similar to the

characteristic observed on standard CMOS in reverse bias. In the LDNMOS
the hot carrier damage is observed at the source of the device, so Idsat is
the most prominent parameter to display this.
■

Over the same time period, Gm is seen to degrade uniformly. The change is
greater in the x-direction, than in the y-direction i.e. Gm(max) is not
changing significantly. The x-direction change is linked with the change in
Vth and is both fixed charge and interface trap related. Typically Gm(max)
degradation suggests mobility reduction, but this is not evident here.

Based on these observations, it is concluded that both fixed negative charge,
and interface trap generation result in parametric degradation in the LDNMOS
device. The measured increase in Ig clearly shows that electron tunnelling of
the Si-Si02 interface is occurring, and will generate a fixed change within the
oxide. The experimental data fit m=(pit/(pi=4.8eV. For interface trap generation
(pit=4.2eV and cpi=L3eV => m=3 is ideal. The experimental m is higher than

expected, but still suggests interface trap generation capability.
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Vg
Figure 20(b): Idsat degradation in lOOhrs stress at Vd=20V, Vo=7.5V, expt. M228.

2 rnA'V*_ -

Tiniie lOOhrs

CtnA.'V*

Figure 20(c): Gm degradation in lOOhrs stress at Vd=20V, Vg=7.5V, expt. M228.
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4.8

Summary of LDMOS Experimental Data

Experimental hot carrier analysis is performed and analysed for both the
Phosphorus 3E13 LDD device, and the optimised Arsenic 1E14 LDD device.
The method is established on the Phosphorus device, and subsequently applied
to the optimised device. The Qualitau system is used to both stress the devices
and perform the analysis. Choice of stress conditions is based on the parametric
SO A derived in chapter3, and parallel degradation shown in figure 2 validates
the use of extrapolation from stress to use conditions.

Two methods of analysis are discussed. The first is aimed at establishing an
experimental SOA to con'elate with the parametric SOA. For both device
types, correlation is not established, the parametric SOA giving artificially high
boundaries. The source of offset is attributed to the accuracy of measurement
of Ig at <lpA range. The second method of analysis is model based, which is a
standard submicron CMOS procedure. It is shown that the Berkeley Model
requires modification to address (i) Iq instead of Ib and (ii) variable Eqx with
stress Vq. Incorporating these changes yields good linear fit of the data.
Extrapolation from the stress conditions to the use conditions is satisfactory on
the Phosphorus device, but is not achieved on the Arsenic LDD device. This is
due to limited accuracy of Iq measurement at Vg=5V required by the model. It
is however possible to predict worst case Ig for a minimum of lOyrs reliability.
The observed parametric degradation is attributed to both fixed negative oxide
charge, and interface trap generation.

A proposed wafer level stress test monitor of Ig is outlined. This is aimed at
providing a real time hot carrier production control. Definition of margin limits
for this test is impacted by Ig measurement accuracy. However, with volume
experimental reliability data to firmly establish the data fit line equation, and
fA Ig measurement accuraey, a reliable repeatable wafer level test can be
implemented in-line.
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Chapter 5
5.0

Conclusion

Objective

The objective of this research is the investigation of the hot carrier effect of the
LDMOS device. Hot carriers are a device degradation mechanism which is
well documented for CMOS submicron MOSFETs. A hot carrier is a highly
energetic electron or hole generated by electric fields within the device. The
electric fields also provide direction for hot earner injection into the Si-Si02
interface. Charge build-up on defect sites in the oxide layer leads to parametric
degradation and ultimately device failure. Determination of a hot carrier effect
at integrated circuit level is difficult, so hot carrier degradation is analysed at
device level during process development.
In submicron MOSFETs, the conditions for worst case hot carrier generation
and the degradation mechanism is established. The point of maximum substrate
current represents maximum carrier generation, and the effect is greater at
increased drain bias. Cairier injection occurs at the drain side of the gate
contact, as the electric field at this point favours vertical injection into the SiSi02 interface. Hence, hot carrier generation and degradation is strongly
dependent on the device electric fields.
The LDNMOS device has a dramatically different structure to the standard
MOSFET. There is an extended drain region underneath a field oxide, and a
relatively short channel is formed by a p-body implant. Each of these key
differences will result in significantly different electric fields within the device,
and hence a different hot carrier degradation mechanism to consider. The
traditional test methodologies developed for MOSFET device may not apply to
the LDNMOS device. The objective of this research is to understand hot carrier
degradation and the critical components of the mechanism, and investigate the
LDMOS device with respect to both understanding the hot carrier mechanism,
and also developing a test methodology.
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5.1

Executive Summary

Literature review established two key components of hot earner generation: (i)
a high lateral electric field causing impact ionisation, and (ii) a high vertical
field for carrier injection into the Si-Si02 interface. In standard MOSFET both
impact ionisation and peak vertical field are in proximity to the drain.
However, simulation has shown that for LDMOS, the critical region of impact
ionisation is in the LDD region by the source, and the peak vertical field is also
at the source edge of the poly gate. This is a significant difference between the
two device types.

Characterisation of the standard MOSFET shows that maximum hot carrier
generation occurs at the point of maximum substrate current at use and stress
drain bias. Hot carrier injection occurs at the drain side of the gate. This differs
greatly from the LDMOS device, where hot carrier injection occurs at the
source side of the gate. Both the body current and the gate current indicate
impact ionisation, and increased gate bias is established as the stress condition.
For LDMOS the gate current is shown to be a representative wafer level test
for hot carriers.

The Berkeley Model is an industry wide standard used for the extrapolation of
hot carrier stress lifetimes to use lifetimes for MOSFET devices. This model
can also be applied to LDMOS device, but there are a number of recommended
modifications. Firstly the substrate current component is replaced by gate
current. Secondly, consideration of the non-equivalent oxide field at stress
conditions is made by including an oxide field factor. These are significant
changes which the presented experimental data validates. However, the
extrapolation to use conditions is limited by inaccurate measurement capability
of parametrics at use bias at sub-pA range. There is an alternative presentation
of LDMOS reliability data, known as the Safe Operating Area. This outlines a
range of recommended use voltages. The SOA model has been demonstrated,
but it’s accuracy is limited by the measurement capability of sub-pA currents.
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5.2

Literature Research Summary

Published literature on hot carrier degradation of MOSFET devices is vast, and
is in circulation for decades. However, documentation of LDMOS reliability is
very limited. The aim of the literature review is to establish an understanding
of the mechanism, based on MOSFET devices, and gather any available hints
on the LDMOS device, to provide guidance in this investigation.

The established MOSFET mechanism is based on high electric fields within
the device. High lateral electric fields occur as a result of junction doping
differences. Electrons and holes gain energy from that field at a faster rate than
they lose it back to the lattice. These high energy carriers will either gain
sufficient energy (1.5eV) to impact ionise and create electron-hole pairs, or
will gain greater energy (~3-4eV) and surmount the Si-Si02 energy barrier and
be injected into the gate oxide interface. A model known as the “Lucky
Electron Model” developed by Chenming Hu evaluates the probability of a
carrier to be lucky enough to acquire such energy for injection. The lateral
electric field is a maximum at the drain edge of the gate.

In advance of charge injection, there are in-built charges in the oxide. These
are mainly fixed oxide charges and interface trapped charges, which are
processing induced defects. Oxide damage due to charge injection is typically
one of the following: (i) the capture of charge in already present traps (known
as trapping); (ii) the generation of new traps; (iii) the generation of interface
traps. Interface trap generation by electron injection is more efficient than
interface trap generation by hole injection. Interface trap generation is also
strongly dependent on gate oxide field, i.e. the vertical field.

Substrate and gate current characteristics are shown to be useful tools to
compliment device electric field and impact ionisation knowledge, in
understanding the carrier injection activity. For MOSFET, it is understood that
maximum substrate current represents the point of maximum degradation, and
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is also the region of both electron and hole injection. This is significant as it
states that combined hole and electron injection is required for hot carrier
injection. If further analysis of injected charge is required, the charge pumping
technique and the floating gate technique are two recommended methods of
investigation.

There are three critical steps for success of a hot carrier test method. Firstly the
choice of stress conditions for accelerated testing. This represents an effect that
is present at use conditions also, and should not introduce any additional
degradation mechanism. Secondly, a repeatable reliable measurement of the
inflicted hot carrier damage must is required. This involves choice of a device
parameter and a fail criteria e.g. 10% degradation in threshold voltage. Finally,
a procedure to extrapolate from stress lifetime to use lifetime is required. For
MOSFET devices, accelerated drain voltage is the typical stress condition, and
10% degradation in transconductance or saturation current is the fail criteria,
with the Berkeley Model used to extrapolate use lifetimes. A universal JEDEC
standard has been established for this procedures.

Over time, device geometries e.g. oxide thickness and channel length, have
progressively reduced, and these changes impact hot carrier degradation,
leading to reduced use lifetimes. To combat this, optimisation of MOSFETs for
reduced electric fields became a major source of research. Many process
options have been developed e.g. LDD, Halo, LATID, which grade the drain
region and reduce the lateral electric field, and hence enhance device hot
carrier reliability.

This literature reviewed has quite extensive detail on MOSFET hot carrier
generation and improvement strategies. However, the published information on
the LDMOS device is more limited. The LDMOS title ranges from 20V
devices to 600V devices further diluting the available literature. However,
there is one significant recommendation from Contiero et al., who suggest that
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accelerated gate bias is the stress mechanism for LDMOS hot carrier
degradation. There is little supporting justification for this aside from
parametric data, but it is sufficient to direct investigations within this research.

The available tools for the LDMOS hot carrier investigations presented in this
study, are device simulation software, device electrical characterisation and
device hot carrier reliability testing. This is sufficient to establish the regions of
electric field and impact ionisation, and to correlate this with the device
electrical data to establish a test method. Most importantly, hot carrier stress
tests can be performed on a specially commissioned high voltage test system to
establish LDMOS hot carrier reliability.

One final important note from the literature review, is the less significant hot
carrier effect experienced by p-MOSFET devices, suggesting that hot carrier
degradation of a technology is worst case on the n-device. Hence, LDMOS hot
carrier analysis will be performed on LDNMOS only, which is deemed worse
case than LDPMOS.

5.3

Electrical Characterisation Summary

Simulation software by Silvaco is used to simulate the LDMOS process and
device characteristics. Electrical characterisation is performed on the HP4156
parametric

analyser.

The

combined

knowledge

gained

from

these

investigations establishes the LDMOS hot carrier mechanism.

The results of the simulation define the three key components for hot carrier
generation. Firstly, a high lateral electric field is located in the LDD region.
Secondly, regions of impact ionisation exist in the LDD region, the channel
region and the funnel region. And thirdly, the vertical oxide electric field is
located in the channel-source region. Simulation shows that both electric fields,
and the LDD impact ionisation, increase with increased gate bias.
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The parametric analysis provides gate and body current characteristics, that are
interpreted with the assistance of the simulation data. Again, the effect of
increased gate bias is investigated. It is concluded that all three regions of
impact ionisation contribute to body current. However, only the LDD impact
ionisation is seen to increase with increased gate bias. The gate current
increases significantly at increased gate bias, and this is attributed solely to the
LDD impact ionisation, and injected carriers into the gate oxide, as only in the
source region is the vertical electric field favourable. The gate current is used
to define a parametric safe operating area for the LDMOS device. However, it
is shown that the current measurement capability is not sufficient to accurately
predict a safe operating area that correlates with experimental data.

The proposed LDMOS hot carrier generation theory has been validated on the
LDMOS device with both 3E13 Phosphorus LDD implant and IE14 Arsenic
LDD implant. The higher dose Arsenic LDD implant was introduced as a
process optimisation exercise and demonstrated added benefit to hot carrier
reliability also, by means of reduced LDD impact ionisation. This was the
result of a more graded LDD-source doping profile. Simulation and parametric
data shows that the electric fields, the regions of impact ionisation, and the
corresponding body and gate current characteristics are present at both use
conditions and at stress gate bias conditions. This is significant, as it validates
the extrapolation of lifetimes at stress conditions to lifetimes at use conditions.

5.4

Hot Carrier Experiment Summary

Hot carrier reliability data is generated using a Qualitau reliability test system
specifically designed for high voltage devices. This is performed at ambient
temperature and devices are stressed at accelerated gate bias, for a maximum of
lOOhrs. Parametric analysis of saturation current, on-resistance, threshold
voltage etc. are used to quantify the inflicted hot carrier damage. Lifetimes for
the stress conditions are extracted and used to predict use lifetimes.
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Experimental data from the Phosphorus 3E13 LDD device shows that 10%
degradation in saturation cuiTent is the most appropriate fail criteria for
LDMOS device. This is based both on it’s repeatable high degradation and it’s
significance to LDMOS performance at circuit level. Data from a number of
unique wafer fabrication lots demonstrates this. Hot carrier degradation data
from the Arsenic LDD device correlates with the Phoshorus LDD device data,
although the magnitude of degradation is less.

Parametric degradation of saturation current confirms that the oxide damage is
located at the source region of the device, as predicted by the simulation data.
Threshold voltage and transconductance also exhibit degradation. This
suggests that the hot carrier injection results in both a fixed negative charge in
the oxide and an interface trap generation.
There are two different presentations of the LDMOS reliability experimental
data. The first of these is the experimental safe operating area (SOA). This is
based on a plot of lifetime versus stress gate bias. The line fit of the data is
extrapolated to 10 years reliability, and the maximum gate bias is extracted.
Using a similar method the maximum drain bias at increased gate bias is also
extracted. While this is a somewhat crude non-empirical approach, the SOA is
a power MOSFET standard expected by users. The resultant experimental SOA
allows gate bias up to 6V, at maximum drain bias of 20V. This is a 20%
margin on the recommended maximum gate bias of 5V, which demonstrates a
robust reliable device. There is a significant mismatch of the parametric versus
experimental SOA, and this is attributed to limited current measurement for the
definition of the parametric SOA.

The second LDMOS reliability lifetime presentation method is based on an
empirical model - the Berkeley Model. This is an industry wide model
developed by Hu, a pioneer in hot carrier reliability investigations, and was
derived for standard MOSreT. There are two proposed changes to
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accommodate the LDMOS: (i) swap substrate current for gate current, and (ii)
include a gate oxide field factor. The presented experimental data for both
Phosphorus and Arsenic LDD device demonstrates the validity of this proposal
i.e. the data satisfies a line fit. Although accurate lifetime predictions cannot be
made due again to sub-pA gate current measurement requirement for use bias,
it is clear that the model has the potential to do so.

5.5

Future Work

While the objectives of this study have been met, the results have generated
future work to provide closure on the proposed model and to further enhance
the understanding of the mechanism. The first of this future work is clearly to
investigate a low current measurement source to accurately measure gate
cuiTent in sub-pA region. It is necessary to state that the existing pA accuracy
is sufficient for standard hot carrier and gate oxide integrity checks on 0.35pm
technology, and the sub-pA requirement for LDMOS is an exceptional case.
With fA capability, each of the following is possible: (i) the device lifetime at
use bias conditions can be accurately predicted from experimental data; (ii)
correlation of parametric and experimental SOA can be achieved; (iii) the
limits for the wafer level gate current test can be defined. The experimental
SOA is presently used to monitor and guarantee the LDMOS reliability, but
closure on items (i) to (iii) would be of added benefit.

An alternative to acquiring fA measurement capability is the generation of a
larger LDMOS device. All parametric characterisation and experimental data
presented in this work is based on the W=20 single stripe device. Generation of
a PCell device, which is a larger area device (an array of stripes connected in
parallel), on a future test mask, may allow pA gate current detection. However,
the larger device will also yield increased drive current that may exceed
measurement equipment power limits.

117

The second future work action involves further interrogation of the degradation
mechanism. The parametric changes seen during stress suggest the hot carrier
injection is resulting in both interface state generation and fixed charge
accumulation in the oxide. The use of a charge pumping technique would
clarify this interpretation.

5.6

Conclusion

The objective of this study is to investigate “Hot Carrier Effects” of a “Lateral
DMOS Device”, used in “Power Process Applications”. The LDMOS device is
a new technology to Analog Devices, and a relatively new technology to the
semiconductor industry in general. Literature provides an understanding of
MOSFET hot carrier effects, and the impact of hot carrier degradation on
device and circuit performance. Hot earner reliability for a minimum of 10
years is a prerequisite for product design and release to the market place.
However, published LDMOS reliability information is very limited, and it was
therefore necessary to investigate the LDMOS hot carrier effect.

LDMOS hot carrier evaluation is performed at device level during the process
development stage. The LDMOS is a significantly different structure to the
MOSFET device, and it is found that all components of the hot carrier
generation mechanism (i.e. lateral electric field, vertical electric field and
impact ionisation) have different locations to those in standard MOSFET.
Combined simulation and parametric data is used to establish that the LDD
impact ionisation is most significant, and that electric fields in the source
region provide the necessary energy and direction for hot carrier injection.

The selected stress parameter (i.e. gate bias) is also a new concept, and the use
of gate current as a hot carrier indicator is different to standard MOSFET
method. Hot carrier reliability stress test data is used to determine the
experimental SO A for the LDMOS device. This presents 10 years reliability
for drain and gate bias conditions, and demonstrates robust device up to 6V
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gate bias. An empirical model for lifetime prediction is also proposed, and
although due to limited current measurement capability, the final lifetime
conclusion is incomplete, the potential of the model is demonstrated.

Hot carrier degradation is generally considered to be one of the foremost
reliability problems in today’s submicron technologies. For a new device type
such as the LDMOS, establishing confidence in the hot carrier mechanism,
interpretation of the degradation, and most importantly confidence in the
lifetime prediction is critical. The hot carrier generation and the hot carrier
degradation theory are shown to be consistent on devices of two different LDD
implant dose. The resultant parametric and experimental data also correlates on
the different devices. This provides the necessary confidence to use the
experimental SOA as the reliability control for the LDMOS device. Future
work on accurate measurement of gate current will provide greater lifetime
prediction and wafer level monitoring options.

This thesis has presented an investigation of the hot carrier effect of the
LDMOS device, covering the manifestation of the hot carriers, the reliability
testing for hot carrier degradation, and the hot carrier lifetime prediction. The
SOA successfully predicts 10 years reliability at maximum use condition and
beyond.
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APPENDICES

Appendix Al: Transconductance, Gm*
Gm reflects the change in output current in response to changing input voltage.
Transconductance is also proportional to the ratio of channel width to length
(W/L), the mobility Pn, and the oxide capacitance per unit area, Cox, as shown
in the following equation [141]:
Gm = 5Id / SVq = Pn Cox Vq (W/L)

Figure Al: Typical Gm-Vc characteristic at time zero and post stress [53].

Appendix A2: Berkeley Model [21]
The Berkeley Model, based on the Lucky Electron Model, devises a power law
correlation between hot electron effects, resulting from interface trap
generation, and degradation in threshold voltage and transconductance.

Gate current Ig and substrate current Ib are written in terms of drain current Id,
channel electric field Ex, and the critical energy cpb needed to overcome the SiSi02 barrier, or to create impact ionisation (pi as follows, where A, is the hot
electron mean free path:
Ib = Cl Id
(Pi/ p

^(qA-Ex )) .......... eqn.l

is the distance an electron must travel in the electric field to gain energy

(Pi, and exp ^'^(ci^Ex) is the probability of an electron traveling a siifiicient
distance to gain energy (pi or more without suffering a collision.
Ig = C2 Id

^%^Ex )) .......... eqn.2

Assuming a critical energy 9it needed to create an interface trap, the number of
interface traps created per unit transistor width W, in time t, is expressed as:
AD,, = C3 [ t (Id/w) eb

)) ] "...........eqn.3

t and n describe increase in interface state density

with time.

In defining a percentage change in a parameter as the point of failure of the
device (e.g. figure 22), it’s possible to correlate that change with a fixed
increase in Djt, and the time required to achieve this, x, is defined as the
lifetime of the device:
T = C4 (W/,^)

eb'^''/(qXEx )) ...........eqn.4

Solving eqn.1-4 for the term “q/VEx”, x is a function of the current ratio:
T (Id/w)

= C5

( Ib/i^ )

-cpit/
"P'

...........eqn.5

II

Appendix A3: Additional Parametric Data for Phosphorus 3E13 Device.
With reference to section 3.3.1, providing additional data to figure 10, figure
A3 displays measured Iq over the whole range of use Vd and 5V<Vg<9V.

Figure A3: Measured Iq versus Vp for 5V<Vg<9V.
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Appendix A4: Additional Simulation Data for Arsenic 1E14 Device.

Figure A4: Simulated data comparing key aspects of the Phosphorus versus Arsenic LDD
implant; (i) schematic Ex location; (ii) Potential at silicon surface; (iii) Ex; (iv) net doping
concentration. All at Vd=20V, Vg=9V.
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Appendix A5: Additional Parametric Data for Arsenic 1E14 Device.
With reference to section 3.4.2, providing additional data to figure 10, figure
A5 displays measured Ig over the whole range of use Vd and 5V<Vg<9V.

10

15

20

VdIV]
Figure A5: Measured Ig versus Vp for 5V<Vg<9V.

V

Appendix A6: Reliability Test Structure PCell Layout.

With reference to section 4.1, for a “W=1000 PCell”, figure A6(a) shows the
Poly and Contact layers figure A6(b) displays the Metal routing layers. Figure
A6(c) shows the actual cross section FIB image of the device. The PCell
comprises 10 stripes of Poly, each lOOum in length. Hence W=1000 PCell
refers to lOOOum total poly width or active channel width. The pitch or the
length of a single LDMOS transistor in the array is 5.7p,m as shown.

Figure A6(a): Poly (yellow) and Contact (white) layers for W=1000 PCell.

VI

Figure A6(b): Met^ (blue). Metall-to-Metal2 Vi^(piiik) and Metal2 (red)
/
/
/

layers for W= 1000 PCell. \
\
\

Figure A6(c): LDMOS FIB cross section image.
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Appendix A7: Experimental Hot Carrier Data for First Silicon.
With reference to section 4.3, Lot#l is stressed at VD=20V, and VG=6-9V.
Both the total % degradation of each parameter and the absolute delta change
in each parameter, after lOOhrs stress is recorded, and graphed as shown in
figure A7(a)-(e).

o
2.

Figure A7(a); Experimental degradation %
in %

Idsat

Idsat

and absolute delta degradation

for first silicon at Vd=20V and Vg=6-9V. A power line (y=Cx'") is

fitted to the data. The slope, m, and the line fit

are extracted. Ideally R^=l.

o

SL
fij

Figure A7(b): Experimental degradation % Idlin and absolute delta degradation in
%

Idlin

for first silicon at Vd=20V and Vg=6-9V. A power line (y=Cx"’) is fitted

to the data. The slope, m, and the line fit R^ are extracted. Ideally R^=l.
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o
CD

-r 0.1

0.01

Figure A7(c); Experimental degradation % Vxh and absolute delta degradation
in % Vth for first silicon at Vo=20V and Vg=6-9V. A power line (y=Cx"') is
fitted to the data. The slope, m, and the line fit

are extracted. Ideally R^=l.

-T 0.001

0.0001

o

£L

'E'
-r 0.00001

0.000001

Figure A7(d): Experimental degradation % Gm(max) and absolute delta
degradation in % Gm(max) for first silicon at Vd=20V and Vg=6-9V. A power
line (y=Cx'") is fitted to the data. The slope, m, and the line fit R^ are extracted.
Ideally R^=l.
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Figure A7(e): Experimental degradation % R(on) and absolute delta degradation
in % R(on) for first silicon at Vd=20V and Vg=6-9V. A power line (y=Cx"’) is
fitted to the data. The slope, m, and the line fit R^ are extracted. Ideally R^=l.
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Appendix A8: Current versus Voltage Trends for Model Analysis.
With reference to section 4.5, the Id, Ibody and Iq versus Vg for Phosphorus
3E13 LDD and the Arsenic 1E14 LDD devices, are shown in figures A8(a)-(f).

Figure A8(a): Measured Iq versus 7V<Vg<9V, Phosphorus 3E13 LDD device. Vn)=20V.

Gate Current Ig -vs- Stress Vg

Figure A8(b); Measured Ig versus 5V<Vg<9V, Arsenic 1E14 LDD device. Vd=20V.

Drain Current !□ -vs- Stress Vg

Eigure A8(c): Measured Id versus 5V<Vg<9V, Phosphorus 3EI3 LDD device. Vd=20V.
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Drain Current Id -vs- Stress Vg

Figure A8(d): Measured Id versus 5V<Vg<9V, Arsenic 1E14 LDD device. Vd=20V.

Body Current Ibody -vs- Stress Vg

Figure A8(e): Measured Ibody versus 5V<Vg<9V, Phosphorus 3E13 LDD device. Vd=20V.

Body Current Ibody -vs- Stress Vq

Figure A8(f): Measured Ibody versus 5V<Vg<9V, Arsenic 1E14 LDD device. Vd=20V.
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Experiment
M2
M2
M2
M2

Ig

TO.1%

[V]

Id
[mA]

[uA]

[hrs]

5
7
8
9

6.92
9.52
10.65
11.61

1.40E-6
1.96E-6
8.70E-5
2.57E-3

-

Vg

3
4
4
3

11584
0.018
3.2E-8

Iq/ Id

TO.1% * Id

2.02E-7
2.06E-7
8.17E-6
2.21E-4

-

129375
0.19
3.7E-7

Table A8(a): Experimental data for Phosphorus 3E13 LDD, with adjusted
TO.1% to compensate for oxide electric field influences.

Experiment
M228
M228
M228
M228

Vg

Id

Ig

TO.1%

[V]

[mA]

[uA]

[hrs]

5.0
7.5
8.0
8.5

8.21
11.0
12.9
13.4

l.OOE-6
l.OOE-5
1.90E-5
1.06E-4

-

1.18
0.15
3.1E-5

Ig / Id

TO.1% * Id

1.22E-7
9.09E-7
1.47E-6
7.91E-6

-

13.03
1.96
4.16E-4

Table A8(b): Experimental data for Arsenic IE 14 LDD, with adjusted
TO.1% to compensate for oxide electric field inlluences.
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Appendix A9: Wafer Level Test Ig Analysis.
With reference to section 4.6, the following explains the derivation of a margin
for the Vg=8.5V Ig wafer level test, to provide early reliability data. Because Ig
at use condition cannot be accurately measured, to develop the theory, a value
of 500fA is assumed, and figure A9 shows the extrapolated use data point,
based on the line equation.
margin x
1.E+07
1 F+nfi
1.E+05
5'1.E+04
^ 1.E+03
|^1.E+02

--------------------------------------------------------------------------------------------------------------------------------------

Vg=5V

N

/

10yrs

n

datapoint, with
lG=500pA

\
c

_o 1.E+01
1.E+00
P 1.E-01
1.E4)2
1.E4)3
1.E-04

\

N

s
■\

y = 8E-29x^^'^^

nArsemclEH
v

N

'x

N
V

''X

= 0.9996
--------------------------------- 1--------------------------------- 1---------------------------------1---------------------------------

1.EX)8

1.E-07

1.E-06

1.E-05

1.E4)4

Ig/Id
Figure A9: Experimental data fit to Berkeley Model, Arsenic 1E14 LDD device. Vd=20V,
investigating the margin ‘x’ at use condition and at Vg=8.5V stress condition.

The use lifetime for lG=500pA, is lOSyrs.
Margin ‘x’ shows the delta between this use lifetime, and the lOyrs target.
Using Id from table A8(b), this margin is 500-780fA.
Applying that same margin to all data yields the dashed line.
At Vg=8.5V specifically, using Id from table A8(b), margin ‘x’ is I06-I50pA.

It is important to note that this extrapolation is strongly dependent on the data
fit line equation, and assumes that Ig is the only variable.
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Appendix AlO: Published Paper at IEEE IRPS 2000.
“Hot Carrer Reliability Of Lateral DMOS Transistors”

Vicky O’Donovan, Shay Whiston, Anne Deignan, Cait Ni Chleirigh
Analog Devices, Raheen Industrial Estate, Limerick, Ireland

Abstract: The focus of this paper will be on the degradation induced by hotelectrons in lateral DMOS transistors. The physical justification for the
abandonment of the existing CMOS test methods will be explained. Simulation
results supporting the hot-carrier phenomenon occurring are reported and both
parametrically and experimentally determined hot-electron safe-operation-area
(HE-SOA) are examined for reliable device operation of 20V LDNMOS and
20V LDPMOS.
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